Proceedings of the 1977 NASA/ISHM Microelectronics Conference by Caruso, S. V.
r 
fir 
NI\S/\ 
f\1"1 tlonal Aeronautics and 
'. ;j2:ce Administration 
George C. Marshall Space Flight Center 
Marshall Space Flight Center, Alabama 35812 
NASA CP 2027 
(NASA-CP-2027) PROCEEDINGS OF THE 1977 
NASA/ISHM MICEOELECTRCNICS CCNFERENCE (NASA) 
170 F HC A08/MF A01 CSCL OgC 
Proceedings 
of the 1977 
NASAJ'ISHM 
MicrOE~lectronics 
Conference 
September 20-21,1977 
Mords Auditorium 
Marshall Space Flight Center, Alabama 
MSFC - Form 45. (Rev. Octo bel' 19 76) 
GsC 
,c p 
G3/33 
V 
ilf'lAT/0 
.... ~~( ,\1' 
HYBRID MICROELECTRONICS 
11'\ Ilk: 
o~o 
'E:TY 
Tennessee Valley Chapter 
N78-16266 
THRU 
N78-16280 
Unclas 
01922 
MICROELECTR0NIC~ 
HYBRID MICROtlRI lI!r~ EDUCATION 
MATERIALS & ROCfSS.5 
if 
https://ntrs.nasa.gov/search.jsp?R=19780008323 2020-03-22T05:25:18+00:00Z
l 
Se 
,c p 
TECHNICAL REPORT STANDARD TITLE PAGE 
1. REPORT NO. 
NA SA CP 2027 
4. TITLE AND SUBTITLE 
2. GOVERNMENT ACCESSION NO. 3. RECIPIENT'S CATALOG NO. 
5. REPORT DATE 
November 1977 MICROELECTRONICS CONFERENCE - Microelectronics 
for the Nineteen Eighties 6. PERFORMING ORGANIZATION C(IDE 
7. AUTHOR(S) 8. PERFORMING ORGANI ZATION REPOR r It 
Compiled by S. V. Caruso 
9. PERFORMING ORGAN I ZATION NAME AND ADDRESS 10. WORK UNI~ NO. 
Marshall Space Flight Center 
Marshall Space Flight Center, Alabama 35812 11. CONTRACT OR GRANT NO. 
~--------------------------------------------------~ 
13. TYPE OF REPOR,' 8: PERIOD COVERED 
12. SPONSORING AGENCY NAME AND ADDRESS 
National Aeronautics and Space Administration 
Washington, D. C. 2054:6 
15. SUPPLEMENTARY NOTES 
Conference Publication 
I'L SPONSORING AGENCY CODE 
1---=-=-______ ------------.. -------------------------------- --------------------; 
1/S. ABSTRACT 
T,-he-eb;j.eBtwe-ef-the-Genference-w.a.s·io prov-ide.a.£orum to diseu':{s _current and 
future requirements for research, developnient, manufacturing and education in the 
field of hybrid microelectronic technology,j The Conference was held at the George C. 
Marshall Space Flight Center (MSFC) at Huntsville, Alabama, on September 20 and 21, 
1977. 
17. KE't WORDS 18. DISTRIBUTION STATEMENT 
Unclassified-Unlimited 
19. SECURITY CLASSIF. (of thla report) ?,O. SECURITY CLASSIF. (or thIa palle) 21. NO. OF PAGl':S 22. PRICE 
Unclassified Unclassified 179 NTIS 
MSFC - Form 3292 (May 1969) 
For sale by National Technical Information Service, Springfield. Virginia 22151 
• 
OVERVIEW 
OF THE 
TRI-SERVICE MICROELECTRONIC 
MM& T PROGRAM 
CHARLES E. McBURNEY 
MANUFACTURING TECHNOLOGY DIVISION 
US ARMY INDUSTRIAL BASE ENGINEERING ACTIVITY 
ROCK ISLAND, ILLINOIS 61201 
L. P 
(f~). .. 
pnECEDING p~~ BLANK NOT FILMED 
> ~ I • 
TABLE OF CONTENTS 
Page 
Overview of the Tri -Service Microelectronic 
Manufacturing Methods and Technology Programs. . . . . . . . . . . . . . . . 3 
The Role of Applications Engineering in Hybrid Microelectronics. . . . . . 37 
Microelectronics/Electronic Packaging Potential. . . . . . . . . . . . . . . . . . . . 43 
Comparison of DOD Tape Automated Bonding Programs. . . . . . . . . . . . . . 47 
Military Requilements for Microelectronics .... , . . . . . . . . . . . . . . . . . . . 57 
The Role of Hybrid Construction Techniques. . . . . . . . . . . . . . . . . . . . . . . . 71 
Investigation of Adhesives for Package Sealing. . . . . . . . . . . . . . . . . . . . . . 77 
Cluster Seal. < • • • • • • • • • • • • • • • • • • • • • • • • • • • • • • • • • • • • • • • • • • • • • • • • • • • 79 
Hermetic Sealing Process for Large Irregularly Shaped Hybrid 
Microcircuit Enclosures ................... '. . . . . . . . . . . . . . . . . . . . . . . 95 
Method for Measuring Plating Thicknesses on TAB Lead Frames. . . . .. 111 
Laser Drilling Vias in Dielectrics for High Density 'Multilayer 
LSI-II Thick Film Microcircuits ................................. 123 
Sensitivities of Particle Impact Noise Detection. . . . . . . . . . . . . . . . . . . . .. 139 
Factors Affecting Laser-Trim Stability of Thick Film Resistors ....... 155 
Relevance of Microelectronics Education to Industrial Needs. . . . . . . . .. 1G3 
Innovations in Microelectronics and Solid State at North Carolina 
A&T State University ...................................... , .. 169 
iii 
----------....----..... $ 4..,.£<._. ~~."...-""---r~ .. -y:~ ...... ____ - •. ____ -----..... k\i-------1 
.... _ ... clill!. _____ ..;.""..~ __ ......... ____ __" _______ ._:._._'~, _______ '_____ .~~~. ~ ___ -__ 
G' 
Wi. P 
N78-162A7 
'"' 
OVERVIEW OF THE TRI-SERVICE HYBRID 
MICROELECTRONICS MM&T PROGRAMS 
For purposes of th:ts overview, a hybrid circuit will be defined 
as one constructed on H thick or thin film substrate and having 
attached to it discrete components and/or integratec circuit chips. 
It may be packaged in a ceramic, metal or plastic housing. It's 
purpose is to provide a complete electronics fWlCtion. 
Within the MM&T program, Army has aggressively pursued ne'" hybrid 
techniques more than either the Navy or Air Force. Army has 30 
on-·going hybrid projects in various stages of contracting and exe-
cut:1.on, 14 at Electronj.cs Command, 13 at Missile Command, and three 
at Armament Command. Navy has six, and Air Force has two. 
In FY79, Army is programming for eight hybrid projects, Navy for. 
five, and Air E'orce none. In terms of dollars, Army's FY79 pro-
gram is worth $2.25 million, and Navy is expected to spend about 
$1.7 million. 
SHIFT IN EMPHASIS 
Recently, the emphasis on hybrid circuit manufacturir.g processes 
has shifted from Army's Electronics Command to the Missile Command. 
Most of the Army's FY79 hybrid program is being done here at J.Iissile 
R&D Command. Mr. Victor Ruwe, hybrids prototype laboratory manager., 
is the proponent of several of the projects proposed for FY79, all 
of which are listed here: 
R 3146 
R 3251 
R 3410 
R 3436 
High DenSity Multilayer Thick FiL')1 Hybrid Microcircuits. 
High Temperature Operating Tests for Microcircuits. 
Production Method for Heat Pipes fol' Hybrid/Ua. 
Development of Ceramic Circuit Boards and Large Area 
Hybrids. 
Delidding Parallel Seam Sealed Hybrid Microcircuit 
Packages. 
• 
R 3081 
R 3956 
R 9869 
Hadar Monopulse Seekers Using PC and Stripline Techniques. ~'. 
·Jd, ~' 
Low Cost Protection for Fuze Electronics. q\ . ...,J\\.\.."$ ~; _~1'\O\"'~ 
Rapid Removal of Plastic Encapsulants.; ""T 
3 
.. 
ARMY'S PROPOSED HYBRID PROGRAM FOR FY79 
.~'-1.~ '~ 
R3436 DEVELOPMENT OF CERAMIC CIRCUIT BOARDS AND LARGE AREA HYBRIDS 
R3146 HIGH DENSITY MULTILAYER THICK FILM HYBRIDS 
R3410 PRODUCTION METHOD FOR HEAT PI PES FOR HYBRI D I LS I 
R3438 DELI DDING PARALLEL SEAM SEALED HYBRI D PACKAGES 
R3251 HIGH TEMPERATURE OPERATING TESTS FOR MICROCIRCUITS 
R3081 RADAR MONO PULSE SEEKERS US ING PC AND STRI PLiNE TECHNIQUES 
53956 LOW COST PROTECTION FOR FUZE ELECTRONICS 
H9869 RAPI D REMOVAL OF PLASTIC ENCAPSULANTS 
I 
'I i c 
I 
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NAVY'S PROPOSED FY79 HYBRID PROGRAM 
DNA-053 DEVELOPMENT OF COMPUTERIZED THICK FILM PRINTER 
DN!\ - 366 HIGHER DENSITY THIN FILM HYBRIDS 
VI 
DNA-414 AUTOMATED SELF-TEST WIRE BONDER 
DNA-55? INTEGRATED CIRCUIT CHIP CARRIER PACKAGE 
o 
DNE-034 EXTRA HIGH FREQUENCY INTEGRATED CIRCUITS 
~~; 
o 
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AIR FORCE ON-GOING HYBRID PROJECTS 
;~ 
71E 08512-88 MICROWAVE HYBRID PROCESSES 
78E 08511-88 STANDARD ELECTRONIC MODULES FOR AVIONICS 
Q 
AS OF SEP 77 
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ELECTRONICS COMMAND ON-GOING HYBRID PROJECTS 
274 9656 SUPERFINE FINISH BERYLLIA SUBSTRATES 
, ,~, ~"'!j,,, 
274 9411 SILK SCf{EENING AND LAYERIZING CERAMIC ! .• ~ ~ 
D I ELECTR I C CAPAC I TORS 
274 9767 DEPOSITING THICK FILM CIRCUITS FOR CRYSTAL 
OSCILLATORS 
~ 
-~ 274 9575 AUTOMATIC ASSEMBLY OF HYBRIDS FOR FUZES 
j 
276 9749 THICK FILM PROCESSING OF MICROWAVE ICS ~-
~ f I 276 9766 DEPOSITING HIGH VOLTAGE INSULATING LAYERS 
ON THICK FILM CIRCUITS 
276 9781 THIN FILM TRANSISTOR-ADDRESSED DISPLAY 
i 
AS OF SEP 77 
® 
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ELECTRONICS COMMAND FY77 AND FY78 HYBRID PROJECTS (W~, 
.~' Q; 
277 9857 
277 9808 
277 9835 
00 
278 9837 
278 9869 
278 9871 
278 9877 
~ 
fs. '!Ie.. .. ... 
AUTOMATIC SEPARATION, CARRIER MOUNTING AND 
TESTING OF SEMICONDUCTOR DICE 
AUTOMATIC IN-PROCESS EVALUATI ON OF TH ICK 
FILM PRINTING AND HYBRID CIRCUIT ASSEMBLY 
INTEGRATED CONTROL CIRCUIT FOR THIN FILM 
TRANS ISTOR DISPLAY 
HIGH DENSITY MEMORY PROCESSING AND PACKAGING 
TECHNIQUES 
RAPID REMOVAL OF PLASTIC ENCAPSUL~TS 
AUTOMATED PRODUCTION OF MILITARY ICS 
LIGHT EMITTING DIODE ARRAY COMMON MODULES 
AS OF SEP 77 
~ 
.@ 
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MISSILE COMMAND ON-GOING HYBRID PROJECTS 
376 3147 
376 3224 
376 3227 
CD 
377 3165 
.,#j., ... .. 
ADQJJIVE PROCESS FOR FABRICATION OF PRINTED 
CIRt'UIT BOARDS 
SCREEN ING OF ELECTRON Ie COMPONENTS 
Itw COST PRODUCTftN METHOD FOR HANDLING 
HYBRID CHIPS VIA A TAPE CARRIER LEAD FRAME 
SEALING HYBRID MICROCIRCUIT PACKAGES 
AS OF SEP 77 
I' 
f 
----- - - ---.------ ----.~---,-------------------------.....,------.......,----.,..-----------------. 
MISSILE COMMAND FY78 HYBRID PROJECTS 
~ , 
378 3075 INFRARED TESTING OF PC BOARDS AND MICROCIRCUITS 
378 3146 PHOTOLITHOGRAPHIC PROCESS FOR THICK FILM MULTI-
LA YER C I RCUI TS 
378 3165 SEALING HYBRID MICROCIRCUIT PACKAGES 
378 3219 AUTOMATIC POLYMER ATTACHMENT PRODUCTION METHODS 
....... 378 3227 HANDLING HYBRID CHIPS VIA A TAPE CARRIER LEAD 0 
FRAME 
378 3254 LOW COST SEMI-FLEXIBLE THIN FILM SEMICONDUCTORS 
378 3405 THICK FltM MICROELECTRONICS PROCESSING EQUIPMENT 
FOR BASE METAL CONDUCTORS 
378 9406 LOW COST PRODUCTION OF MULTILAYER HYBRIDS 
AS OF SEP 77 
ll; '. hit.... _____ _ 
. - .----~~ ~ --7-------------------------------------------------------------------------?-r--------------------------~----~ 
ARMAMENT COMMAND ON-GOING HYBRID PROJECTS 
l-'-
l-'-
577 3947 
578 3925 
573 3947 
• h ~ ~ 
THICK FILM HYBRID CIRCUITS FOR N\587/M724 
FUZES 
PROTOTYPE PRODUCING EQUIPMENT FOR FUZE 
HYBR IDS 
THICK FILM HYBRID CIRCUITS FOR N\587/M724 
FUZES 
AS OF SEP 77 
NAVY'S PROPOSED AND ON-GOING HYBRID PROJECTS 
DNA 363 DEVELOPMENT OF LOW COST THICK FILM MIC 
DNA 053 COMPUTERIZED THICK FILM PRINTER 
.. I 
DNA 504 PILOT PRODUCTION OF IMPROVED AIMS 
ENCODER 
f-"-
KJ 
DNA 366 HIGH DENSITY THIN FILM HYBRIDS 
DNA 414 AUTOMATED SELF TEST HYBR ID WI RE BONDER 
DNA 557 INTEGRATED C I RCU IT CH I P CARR IER PACKAGE 
I 
! 
AS OF SEP 77 
Ie p 
ARMY'S BUDGETED FY79 HYBRID PROGRI\N 
R 3146 High Density Multilayer Thick Film Hybrid l.ucrocircuits. 
Present screening technology is generally limited to 6 mil lines 
on 12 mil centers, with 12 mil (.012) via holes. Present methods 
also re~uire firing each layer separately after screening and 
drying. This project will scale up R&D methods for multilayer 
circuits which require only one firing and can produce 4 mil lines 
on 8 mil centers. Drilling and plating 10 mil via holes will also 
be addressed. 
Narrower lines and spaces can reduce the number of layers 01" 
circuitry re~uired and thus may improve yield rather than reduce it. 
Development of Ceramic Circuit Boards and Large Area 
Hybrids. 
Large scale hybrids (I,SH) are expecteo to be needed to meet near 
future re~uirements for electronic systems. LSH's will increase 
system reliability because they reduce the number of substrates 
and in~erconnections. This project will investigate several 
ceramic base circuit boards and substrates manufacturing methods, 
and can lead to integration at the system level. 
R 3410 Production Method for Heat Pipes for Hybrid/LSI. 
Work here Will optimize: 
a. The design of the substrate for maximum heat transfer, 
b. methods for assembling the heat pipe casing, wick, and 
hydrocarbon fluid, and 
c. methods for seaJ.ing the circuit and housing to prevPD+ 
leakage. 
The project env~s~ons the circuit package as forming a heat pipe. 
The heat-Generating circuit substrate is in one end and is prote~ted 
by surface passivation; the cooling medium surrounds the circuitry 
and moves by wicking action to the cooler, radiating end of the 
package. This method greatly improves heat transfer capabilit;! and 
efficiency. 
i3 
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R 3081 
Wie p 
Production of Radar Monopulse Seekers Using PC and 
Stripline Techniques 
Besides applying stripline photo-etching techniques to slot array 
antennas, the contractor will work on hybrid networks for forming 
sum and difference patterns of received signals, and on the re-
ceiver front end using PC and stripline techniques. Will work on 
smooth conductor surfaces on low loss materials. 
R 3438 Delidding Parallel Seam Sealed Hybrid Microcircuit Packages. 
Lids are now removed by grinding or cutting the flange, or lapping 
away the lid. This project will develop semiautomatic equipment to 
cut or lap the lid to a controlled depth. Prior to breakthrough, 
the package will be removed from the device and 'the lid removed by 
hand to prevent abrasion particles from entering the pacY~ge. ~ 
documentable procedure should result. 
R 3251 High Temperature Operating Tests for Microcircuits. 
Accelerated life testing of unpackaged hybrid circuit components can 
increase the reliability of hybrid circuits. This project will docu-
ment a procedure for applying high temperature operating tests to 
unencapsulated semiconductor devices to be used in hybrid circuits. 
Use of well tested hybrid circuit components can appreciably in-
crease the yield and reliability of the hybrid circuit in which they 
are used. 
R 3956 Low Cost Protection for Fuze Electronics. 
Hybrid thick film circuitry used in low cost, high "g" fuzes will 
be injection molded with plastic to form electronic modules. The 
modules may be metal plated for electrical shielding. Unpackaged 
semiconductor chips may be bonded to the substrate and coated with 
protective material prior to injection molding. 
This system is expected to replace foamed-in-place encapSUlation or 
poured solid potting methods. 
Rapid Removal of Plastic Encapsulants. 
Will vacuum form a plastic film over P. printed or hybrid circuit 
prior to foam encapsulation, to permit easy removal of the fca'm. 
14 
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NAVY'S PROPOSED FY79 HYBRID PROGRAM 
DNA-053 DEVELOPMENT OF COMPUTER1ZED THICK FILM PRINTER 
DNA-366 HIGHER DENSITY THIN FILM HYBRIDS 
l-'-
;:,n 
i ! DNA-414 AUTOMATED SELF -TEST WIRE BON DER 
DNA-55? INTEGRATED CIRCUIT CHIP CARRIER PACKAGE 
DNE -034 EXTRA HIGH FREQUENCY INTEGKATED CIRCUITS 
.,& *.lj.. • .. 
, 
f 
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NAVY'S PROPOSED FY79 HYBRID PROGRAM 
DNA 557 Integrated Circuit Chip Carrier Package. 
Complex hybrid circuits will benefit from the use of chip carriers 
for applying Ie's to the film circuit. This is the third phase of 
a three year effort to production engineer small multilayer ceramic 
packages. A metallization pattern is formed on top surface of the 
ceramic and is connected by "vias" to pads formed on the bottom of 
the ceramic. The pads are placed on 40 mil or 50 mil centers; 40 
mil centers can be used with metric spacing -- 1 millimeter or 39.39 
mil centers. 
DNA 053 Development of Computerized Thick Film Printer. 
This is the third phase of a three year effort to develop a high 
speed computer controlled applicator that will actually "write" 
the desired conductor and resistor thick film patterns onto sub-
strates. The system will use a minicomputer and teletype, an X-Y 
table with stepping motors, a TV viewing system, and a fluid dis-
pensing system. It will use some of the components of a laser trim-
ming system, except the epoxy dispensing system will replace the 
laser; a bonding tool capillary with 0.2 mil opening will form part 
of the inking system. 
DNA 366 Higher Density Thin Film Hybrids. 
This is a continuation of a FY7~ project to 
1. Selectively etch multiple resistance layers, 
2. fabricate air-isolated microbridges, and 
3. plasma deposit monomer (teflon) films. 
In part 1, thin films of different sheet resistivity will be laid 
down and will then be selectively etched. Part 2 will adapt RCA 
and Bell Labs techniques for making microbridges to comply with 
military standards. Part 3 will develop plasma deposition tech-
niques for monomer films to protect the film circuitry from humid-
ity. 
16 
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DNE 034 MMT for Extra High Frequency Integrated Circuits. 
On polished ceramic substrates, thin and thick film circuitry will 
be deposited with fine line definition and smooth surfaces and 
edges. These qualities are needed for extra high frequency (20 to 
100 gigahertz) applications which include fuzing, surveillance, 
communications, and guidance systems. 
DNA 414 Automated Self-Test Wire Bonder. 
This is the third phase of a three year effort to apply a non-
destructive pull tester (NDPT) to an automated wire bonder. Typical 
numerically controlled wire bonders are guided through a cycle of 
operation by an operator while the computer memory "learns" the 
cycle. Then the bonder is set to run the cycle itself. The new 
feature -- a pull test of each wire -- includes feedback to vary the 
bonding parameters to ensure specified bonding strength. 
AIR FORCE ON-GOING HYBRID PROJECTS 
9B0852X MT for Conformal Coatings. 
Air Force Materials Labs has planned no work in hybrid circuitry 
for FY79, but some of the results of their 2nd year effort on con-
formal coatings may apply. AFML is classifying different coatings 
and looking at their removal and repair techniques. 
9X0852X MT for Printed Wiring Boards. 
While this is obviously not a hybrid circuit project ,some of the 
techniques established for computer aided deSign, conductor routine;, 
and circuit test techniques apply also to hybrid circuit layout. 
This is the second phase of a polyimide PWB contract at McDonnell 
Douglas, St. LouiS, and the techniques developed are applicable to 
hybrid manufactur~. 
:[7 
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AIR FORCE ON-GOING HYBRID RELATED PROJECTS 
9B 0852X MT FOR CONFORMAL COATING 
9X 0852X MT FOR PRINTED WI RING BOARDS 
9A 0851X MT FOR I. C. ENCAPSULATION 
f. 
.. It,... • .. 
, 
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9A0851X MT for IC Encapsulation. 
This project will assess newly developed polymeric compounds for 
integrated circuit protection. Use of plastic encapsulation in 
fuze circuitry is expected to save 15% over ceramic or metal pack-
ages. While AFML will work on semiconductor IC protection, the poly-
merics mHY be usable for high quality, high density hybrids. 
ELECTRONICS COMMAND ON-GOING HYBRID PROJECTS 
274 9656 Beryllia Substrates. 
Brush Wellman Co. ground and polished beryllia substrates to a 4 
micro inch finish. ECOM intended that they level the material in 
the slurry state, but Brush decided to use polishing methods be-
cause they were cheaper. 
274 94ll Silk Screening and Layerizing Ceramic Dielectric 
Capacitors. 
Centralabs is using thick film techniques to build up.multilayer 
ceramic capacitors. 
274 9767 DepoSiting Thick Film Circuits for Crystal Oscillators. 
Raytheon is working on fine lines and high quality edges and sur-
faces for higher frequency work. An oscillator with one mil thick 
lines was breadboarded. 
274 9575 Automatic Assembly of Hybrids for Fuzes. 
RCA is producing hybrid circuits using CMOS amplifiers for M734 
fuzes. A Dixon robot is used to wire-bond the circuit into its 
package. Circuit prices were cut from $250 for lab models to $10 
for production units. 
19 
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276 9749 Thick Film Processing of Microwave IC's. 
Rockwell International, Collins Radio Division, is working on 3 to 5 
mil lines on 6 to 10 mil spacing with high quality surface finish 
for microwave circuits. Fritless material is used; they are working 
on a linear amplifier. 
276 9766 Depositing High Voltage Insulating Layers on Thick 
Film Circuits. 
Erie Techni'cal Products will varnish selected areas and not the 
pad areas. Erie built a multiplier on ceramic and it is operating 
efficiently'. 
276 9781 Thin ]'ilm Transistor-Addressed Display. 
Will connect multiplexed input leads to a light emitting diode LED 
display. 
277 9857 Automatic Separation, Carrier Mounting and Testing of 
Semiconductor Dice. 
Will work on automating the entire dicing, taping, testing, and 
mounting operations. The taped semiconductors can be used readily 
on hybrid circuits. 
277 9808 Automatic In-Process Evaluation of Thick Film Printing 
and Hybrid Circuit Assembly. 
Will employ an image orthicon (TV camera) to scan a film circuic. 
and compare it with a good circuit. Will look for opens, shorts, 
etc. 
277 9835 Integrated Control Circuit for Thin Film Transistor 
Display. 
Will develop mask mounting and changing techniques in a multichamber 
vacuum system for thin film circuitry. \4ill adapt methods for clean-
ing and reinserting masks without disturbing their indexing configur-
ation. Will put peripheral circuitry em display panels. 
21 
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278 9837 High Density Memo!~ Processing and Packaging Techniques. 
Will overcome the high cost of attaching and wirebonding 20 IC 
memory chips to a hybrid substrate. Will use automatic alignment 
and bonding equipment to mount and bond Ie chips to hybrid circuit 
substrates. Film carrier bonding equipment will be procured or 
developed. 
278 9869 Rapid Removal of Plastic Ehcapsulants. 
1'Ti11 vacuum form a thin film of po1yprope1ene over circuit assem-
blies including hybrids and then ~oam an encapsulating material 
over the film. The latter permits ea3y removal of the foam during 
repair. 
Automated Production of Military IC r s • 
Although this work involves mounting silicon chips on ceramic head-
ers and wire-bonding between the chip pads and the output posts, 
the equipment and techrdques may be applicable to hybrid circuit 
assembly. 
278 9877 Light Emitting Diode Array Common Modules. 
Will develop methods for handling ceramic substrates through thick 
film screening to depct;>;it and bake 180 resistors and conductors, 
to attach 180 LED's, a.nd to trim the resist0i's for uniform LED 
output. 
22 
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MISSILE COMMAND ON-GOING HYBRID PROJECTS 
376 3147 Additive Process for Fabrication of Printed Circuit 
Boards. 
The additive process of plating circuit tracer on boards may be 
applicable to thick film circuits. 
376 3224 Screening of Electronic Components. 
Rockwell is developing more efficient screening and inspecting 
methods. They are looking at less costly test procedures for 
characterizing component reliability. 
376 3227 Low Cost Production Method for Handling Hybrid Chips 
via a Tape Carrier Lead Frame. 
Honeywell will bond inner leads of the frame to the chip, and outer 
leads of the frame to the carrier. Will burn-in, test, and later 
attach the carrier to the SUbstrate. 
377 3165 Production Processes and Techniques for Sealing Hybrid 
Microcircuit Packages. 
Will establish methods for production sealing large quantities of 
hybrids. Will look at cap welding, cold welding, seam welding, 
furnace brazing, and hand and atmosphere soldering. 
Will develop a matrix including method, material, and quality of 
seal. 
378 3075 Infrared Testing of PC Boards and Microcircuits. 
Will develop an IR testing setup for checking energized PC boa 
and hybrids. 1/J'j,1l use a computer to check a new unit against a 
proven unit. An IR detector will locate hot spots. .. 
2~ 
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378 3146 
- ~ -----------~----~------------------~--~~i~.--.P~ .. --~----------.. QJ ..~~--~, 
Photolithographic Process ~or Thick Film Multilayer 
Circuits. 
The screening process will be improved by using finer stainless 
masks to permit 4 mil lines on 8 mil centers. The green ceramic 
drilling process will be revised to provide 4 mil holes in place 
of 12 mil holes. The small holes will be plated throue;h to estab-
lish "vias. If Insulating layers will permit 10 to 12 layers to be 
laid up with reasonable (50%) yield. Martin obtained 2 mil lines 
on 4 mil centers in R&D, but with low yield. 
378 3165 Production Processes and Techniques for Sealing Hybrid 
Microcircuit Packages. 
This is the second year of a project to establish volume sealing 
methods for hybrids. Will look at cold welding, seam welding, cap 
welding, brazing and soldering. 
378 3219 Automatic Polymer Attachment Production Methods. 
Will develop an automated process for attaching chips to substrates 
via adhesive bonding. 
378 3227 Low Cost Production Methods for Handling Hybrid Chips 
via a Tape Carrier Lead Frame. 
This is the second phase of a two-phase effort to adapt the Eastman 
Kodak tape carrier lead frame to military circuits. This second 
year effort concentrates on validating fabrication and assembly 
methods, cost and specifications data. 
378 3254 Low Cost Semi··Flexible Thin Film Semiconductors. 
Will apply Computer Aided Design techniques to the desie;n and layout 
o~ thin film circuits, and will batch produce them in a vacuum 
system. FY78 will select thin film evaporation equipment and a CN) 
setup. FY79 will integrate the eqUipment and demonstrate the system. 
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378 3405 Thick Film Microelectronics Processing Equipment for 
Base Metal Conductors. 
Will screen, dry, and fire aluminum conductor paste and barrier 
pastes. Use or aluminum will reduce the need for gold, palladium, 
and other noble metal inks. 
378 9406 Low Cost Producti.m of Multilayer Hybrids. 
Will develop a method of sc:'eening on alternate layers of conductors 
and insulators and then firing the entire circuit. Non-running inks 
will be needed. 
ARMAMENT COMMAND ON-GOJNG HYBRID PROJECTS 
577 3947 Thick Film Hybrid Circuits for M582!M724 Fuzes. 
578 3925 Prototype Producing Equipment for Fuze Hybrids. 
A volume thick film screening and firing facility at HDL would pro-
duce short run high rate production on factory type equipment to 
prove out the circuitry. 
578 3947 Thick Film Hybrid Circuits for M587!M724 Fuzes. 
Will Relect non-noble metal inks and work on ink application for 
small sized resistors. 
Will apply hybrid assembly methods developed by competent firms to 
the thick film circuitry needed for fuzes that must withstand 20,000 
to 30,000 G'S shock. 
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NAVY'S PROPOSED AND ON-GOING HYBRID PROJECTS 
DNA 363 Development of Low Cost Thick Film MIC. 
vlill apply thick film technology and low cost commercially avail-
able materials to high volume production of hybrid microwave IC's. 
DNA 053 Computerized Thick Film Printer. 
lflill use a numerically controlled X-Y table with a capillary over it 
to write the ink directly on the substrate. Is aimed at 4 mil lines. 
Several firms are already screening on 4 mil lines. Will eliminate 
the need for artwork and mask sets. 
DNA 504 Pilot Production of Improved AIMS Encoder. 
Fart of work is on a hybrid IC having two MOS chips, 22 transistor 
Chips, and 4 resistor or capacitor chips. Will use Bold ribbon 
bonding. Will concentrate on automatic test methods to check out 
the hybrid before it is put into the encoder. 
DNA 366 High DenSity Thin Film Hybrids. 
A contractor will establish guidelines for thin film hybrids; will 
include materials, processes, packages, and testing. Will look at 
selectively etchable multiple resistance layers~ air-isolated micro-
bridges, and plasma deposition of monomer films. 
DNA 414 Automated Self Test Hybrid Wire Bonder. 
First year of a contract at Kulick and Soffa to apply pull test to 
a wire bonder. Bonder is aluminum ultl~sonic bonder controlled by 
NC. 
Will use feedback from pull strength test to adjust bonding para-
meters as subsequent bonds are made. Will also use pattern recog-
nition to locate the bonding head. 
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DNA 557 Integrated Circuit Chip Carrier Package. 
Will develop sources for ceramic chip carriers for use in hybrid 
circuits as well ae MSI and LSI integrated circuits. 
The ceramic carrier employs hybrid techniques in its manufacture: 
a multilaye,./:' ceran'..ic base, base metallization, vias and pads, and 
a metalliz(~d frame and lid. 
AIR :F'ORCE ON-GOING HYBRID PROJECTS 
71E 085~~-SB Microwave Hybrid Processes. 
Identifying cost drivers in hybrid procesBes. Looking at thin 
films, automated wire bonding, sealing, and automated testing. 
7SE OS5ll-SB Standard Electronic Modules for Avionics. 
May be some hybrid circuitry involved in the control circuits. 
EXAMPLES OF COMPLETED WORK 
273 9605 Thin Film Ratiometer. 
TRW employed thin film techniques to build ratiometers -- concentric 
potentiometers -- in gro~ps of six on pre-punched substrates. See 
V~graph. Resistor films are sputtered tantalum nitride, anodized 
and photo etched into a complex pattern. Conductor films are sput-
tered chromium, photo etched in concentric pattern. The b~se is a 
2" x 3" American La va (3M) ceramic substrate which is later divided 
into six discs after laser scribing. Note the thin film processes 
here. 
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AUTOMATED HYBRID ASSEMBLY 
Of particular importance to Harry Diamond Labs fuze compo-
nent procurers is the automated hybrid assembly facility at RCA 
Burlington, which is diagrammed here. The capability was put 
together through a contract funded by Electronics Command. In 
addition to automatically screening, drying, firing, and trim-
ming the thick film circuitry on the substrate disks, the equip-
ment is set to insel~ or attach discrete components by solder 
reflow. The versatility of the line is limited, however, by the 
pickup heads; more universal type pick, place and attach equip-
ment must be added to make the facility usable on different 
circuit types. 
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AMPLIFIER-FIRING CIRCUIT 
". 
A circuit of the type which might be assembled on the 
automatic equipment shown previously is illustrated here. 
The washer-shaped disc contains thick film circuitry, several 
capacitors, and an impact switch 0 This circuit forms part 
of the electronics for the M734 Multioption mortar fuze 
and performs the amplifier-firing function. Another disc 
contains an oscillator circuit. 
This fuze will be procured soon on open bid; Kodak was 
l prime contractor for the development, and subcontracted the 
I 
electronics to other firms. 
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CIRCUIT INSPECTION SYSTEM 
Electronics Command, in conjunction with RCA, is developing a 
substrate inspection system that checks the ink pattern on snap-
strates before they are fired. This permits easy removal of the 
inks and rescreening and saves substrates and firing time. 
At the left is shown a Return Beam Vidicon which has the c~pa-
bility of viewing the substrates and enlarging any portion of its 
field of view. Output of the tube is digital and is compared With 
a stored program obtained from a reference or acceptable substrate. 
A compurison of sign&ls from the tube and the memory is made in a 
circuit. A zero output means an identical match, and a quantative 
output determines the amount of difference. Limits are predeter-
mined to set acceptance limits for the unit under test. 
Defective substrates are wiped clean of inks and are rescreened. 
On a snap-strate having a number of identical patterns, one defec-
tive pattern may be recorded and discarded after firing. 
This system is designed to save substrates and prevent the firing 
of defective units. 
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N78-1ti268 
THE ROLE OF APPLICATIONS ENGINEERING 
IN HYBRID MICROELECTRONICS 
C. E. Jones 
MCDONNELL DOUGLAS ELECTRONICS COMPANY 
I. INTRODUCTION: 
Hybrid microcircuits occupy a peculiar place in the electronic 
packaging spectrum. I suppose that is one of the reasons, among others, 
that they are called hybrids. This paper addresses itself to that 
"peculiar place" and addresses the problem of why hybrids are not as 
widely used as they should be. 
Circuit designers and packaging engineers have been familiar with 
discrete components on printed wiring boards for a long time, twenty-
five years or more. Microelectronics as a separately defined area, 
however, is relatively recent. The packaged integrated circuit, as 
a standard item did not affect printed wiring board implementation be-
cause it is just another component mounted on the board. If discrete 
components including IC's on printed wiring boards can satisfy a require-
ment, this is usually the path taken. Custom monolithic devices are usually 
specified by system engineers. If the circuit function is breadboarded by 
a circuit designer, and this is not always possible, what the monolithic 
designer comes up with bears no relationship to the circuit breadboard 
:?&\ 
except by function. A laboratory circuit "breadboarder" would have 0-
difficulty recognizing his circuit when he saw the monolithic schematic. 
Custom monolithics are entertained if non-recurring costs can be justified 
or if space forces the issue. 
Hybrids are a different breed implemented by a different process. 
Usually they are the last alternative considered for a system and we in 
ISHM should find out why. 
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• II. THE APPLICATIONS ENGINEER: 
1. The need - As stated above, the Printed Wiring Technology is 
very familiar to designers and monolithic design, at present, is beyond 
the control of the system and circuit designer. 
In the typical program scenario, the responsible design engineer 
begins his functional layouts or logic diagrams, etc., and directs the 
electrical and packaging engineers. The physical implementation is thus 
in the hands of circuit designers and mechanical engineers. The process 
breaks down into form, fit, and function and there are several iterations 
to attempt to make everything go into whatever box or boxes the system 
must fit. If, at this point, discrete components or P.C. cards, in line 
packaging, motherboards, etc., no matter what monstrous multilayer require-
ments are put on the p.e. system, no matter what interconnect problems are 
present, this is usually the way the system is implemented. It's up to 
the reliability, thermal and environmental people to work their way out of 
the mess. If at this time space restraints are encountered, that cannot 
be circumvented, then the microelectronics people will be called. This 
step usually occurs when the schedule constraints are pushing the system 
into the panic mode, with little time left in the design cycle to solve 
the problem with hybrid microcircuits. This is sad. For many prototype 
units and small production runs, hybrid circuitry is the beet solution to 
the packaging problem. Of course, after prototyping, certain of the 
functions may be implemented monolithic technologies provided the quanti-
ties are sufficient to justify the non-recurring costs. For many limited 
quantity systems, however, hybrid packages on p.e. cards is the best 
solution. The reason this hybrid approach is not taken is simply that 
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users and hybrid fabricators camnJt reasonably talk to one another. 
What is needed is a function between users and fabricators to interpret 
requirements and see that the requirements are implemented into hardware. 
2. ~lications Erlgineering - The successful implementation of 
hybrid microcircuits requires a function which is not clearly defined 
in the other methods of implementation. I call this function applica-
tions engineering. The engineering service performed 1.S interpretation 
bet~yeen the users and the fabricators of hybrids. The qualifications 
for applications engineers are as follows: 
1) Good circuit designer. 
2) Total knowledge of hybrid fabric~tion and test. 
3) Good system sense for p~rtitioning the electronic circuit 
functions into packages. 
4) Fully knmiedgeable of MIL Specs for hybrids. 
:') Also knowi0dgeable in monolithic and conventional packaging 
methods. 
6) Able to deal with outside suppliers acting as a component 
engineer. 
The applications engineer thus sits between the users and the fabrica-
tion group. It is he who must partition the circuitry into packages, choose 
package types, determine technology such as thick film, thin film, etc. An 
important part of the task is to determine the impact of hybrid implenlenta-
tion on the circuit performance. Circuit designers will not usually be 
aware of the impact of the geometry and topology on the circuit performance. 
In this task it is also important that errors or marginal operation in 
the circuits be corrected. The applications engineer can perform this 
review very well. He must also determine producibility, set the accept-
ance criteria, and test requirements for the circuit. He should deter-
mine the trade-off among the technologies for implementation, i.e., the 
mix of discrete, hybrid and custom monoltthic. 
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3. Reporting - Where the applications engineers report in the 
organization will have an impact on the effectiveness of the function. 
Most in-house hybrid facilities are set up as functional organizations 
because of the necessity to serve many pr06rams. The applications 
engineering function should report to the head of this operation. Where 
no in-house capability exists the best place is in the component engineer-
ing group since he will be dealing with outside suppliers. If the organi-
zation is large enough and versatile enough, then perhaps the most likely 
position is in an organization including monolithic, hybrid, and conven-
tional packaging so the necessary trade-off decisions can be made, without 
bias, for the most cost effective packaging methods using a mix of the 
various technologies. 
If the reporting levels are correct, then the applicatic;n group is 
usually into the game early enough to determine where hybrids are the 
best solution to the important system requirements rather than later whE'n 
things do not fit and time really does not permit an elegant solution. 
4. Professional Societies - Something should be said about profes-
sional societies. Where does the hybrid applications engineer fit? In 
my opinion, certainly he must use ISHM for the Materials and Process 
portions of his knowledge. He will not get much else. PHP and Manufac-
turing Technology of the IEEE are probably just as biased as ISFa1 toward 
Materials and Processes. 
III. RECOMMENDATIONS: 
1. Organizations concerned with implementing systems into hardware 
should revamp their present thinking and institute policies which encourage 
hybrid microelectronics as one of the technologies to be seriously considered 
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for implementing hardware. This can be ac.complished by establishment of 
a strong microelectronics application group reporting to a level in the 
organization sufficiently high enough to have influence. 
2. The societies which represent microelectronic interests should 
establish sub-groups on application engineering and shotlld encourage 
seminars and additions to the literature of microelectronics on this 
subj ect. 
3. The role of the applications engineer in Microelectronics should 
be clearly defined both in the industry and in the societies so the 
visibility to the need is established. 
I would like to emphasize that nothing in this paper should be 
interpreted as criticism of the excellent materials and process work 
done in this society and other societies. I fully understand the role 
of the material and process scientist and engineer. However, Material 
and Processes is oned·half of the puzzle. Bad design is just as bad as 
a bad process, and we will all lose unless both areas are well covered. 
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MICROELECTRONICS/ELECTRONIC PACKAGING POTENTIAL 
Rene F. Sandeau 
Martin Marietta Corporation 
Orlando, Florida 32805 
Electronic assemblies in the 1980's should be an order of magnitude 
lighter and smaller than the average package being produced today. There 
may be new technological developments in the near future which will accel-
erate the process, however the technology is available today to achieve 
this potential. 
The path to the 1980's appears to involve extensive utilization of 
microelectronics. Achievement of the full potential is almost guaranteed 
if we couple large scale usage of microeiectronics with overall electronic 
packaging technology. It also appears that total integration of micro-
electronics and electronic packag~ng is a logical natural progression. 
Engineers working in both disciplines are taking off their blinders and 
developing a broad attitude toward the affect their respective efforts 
will have on the final product. Also, teamwork is becoming more prevalent 
among the engineers working in both disciplines and is a welcome and 
necessary ingredient required to produce the ultimate end product. 
What may have appeared as tunnel vision in the past was a necessary 
step in the total process of evaluation. The vision was necessarily in-
ward in an effort to broaden the base of both technologies. At this point 
the maturity of both is such that we can take time out to seek innovative 
methods to utilize our knowledge in ways that enhance the overall end product. 
Industry is already feeling the military demand for reductions in 
volume and weight. System sophistication is steadily increasing at the 
same time weapon size is decreasing. The challenge will be met, but it is 
further complicated by the need to reduce cost and maintain reliability. 
The trend toward smaller and lighter electronic packages is in full 
swing at Martin Marietta. Electronic packaging engineers and microelectronic 
designers are closely associated and give full attention to optimization of 
both disciplines on all product lines. Also extensive. research and develop-
ment work is underway to explore innovative ideas and make new inroads into 
the technology base that will satisfy the demands of the 1980's. 
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HYBRIDS IN THE 1980 l S 
Common practice today is to utilize hybrid packages integrated with 
discrete components stuffed in a printed wiring board. It is true that 
this practice utilizes volume to better advantage than does exclusive 
use of discrete components. However, thick film technology can be utili-
zed to incorporate entire functional circuits that are contained in unique 
large scale hybrid packages that fully utilize all available volume. 
Large scale thick film hybrids of four to nine square inches in area 
will become common place. In order to achieve this goal acceptable yields 
at reasonable cost will be dependent upon several factors. One most 
important factor is to test all active devices to the fullest extent possible. 
Second, a pre-lid bUrn-in and test procedure must be established which ex-
poses all possible modes of failure. Third, adequate rework procedures must 
be established to obtain maximum yield prior to sealing. A final require-
ment will be development of a practical lid removal, repair and resealing 
process to drive yield losses as low as possible. 
The packaging engineer will configure the hybrid cases to uniquely 
satisfy the overall assembly needs. In many cases the large scale hybrid 
will replace printed wiring boards on a one to one basis. Thus whole banks 
of printed wiring boards containing conventional discrete components will 
be replaced by stacks of large scale hybrids. 
Establishment of the procedures and processes above will lead to other 
innovative large scale hybrid assemblies. There will be no reason to pack= 
age and seal each large scale hybrid substrate in an individual kovar case. 
Two to a dozen large scale hybrids may be stacked cordltJQod fashion in a 
single sealed container with a removable cover. Each ceramic substrate may 
be bonded to a planar structural support member to provide handling and 
environmental protection. The overall container will provide glass to metal 
sealed leads for assembly input/output functions. Since the container cover 
is removable, the entire stack can be withdrawn for repair,replacement or 
system changes, and reinserted and resealed. 
LEADLESS DEVICES 
Individual chip carriers will also see increased usage in some form. 
The two most popular forms today are the leadless inverted device and the 
ceramic chip carrier. These carriers offer many opportunities. They can 
be reflow soldered on ceramic using conventional thick film techniques, or 
onto other substrate materials utilizing conventional printed wiring tech-
ni ques . 
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They offer several obvious advantages. Each active device can be 
individually sealed and therefore fully tested and burned in prior to 
assembly, thereby offering high assembly yields. Secondly, they can 
be removed or repaired by replacement without disrupting seals or re-
quiring burn-in of the total assembly. 
Higher usage of these carriers, the attendant yield increases, 
improved repair procedures and handling ruggedness, without sealed kovar 
cases will provide reasonable cost tradeoffs with pure thick film tech-
nology. It is obvious that die attach in the carriers must be automated. 
Inner and outer lead bonding to a film tape carrier or its equivalent 
will provide the low cost die attach necessary to increase utilization. 
The conventional printed wiring board will still be with us as a 
substrate, or motherboard to accommodate smaller substrates containing 
leadless carriers and associated components. Daughter board substrates 
may be ceramic with screened resistors or non-ceramic using chip 
res is tors. 
INTERCONNECTIONS 
u 
The electronic packaging engineer must provide the interconnection 
schemes to maximize success of the microelectronic marriage. Typical 
interconnection schemes utilizing standard connectors may in fact size the 
overall package to the connector volume. A large scale hybrid or sub-
strate containing chip carriers may in fact be smaller than the connector 
available to interconnect it to other circuit functions. The answer lies 
in creative utilization of flexible or rigi-flex interconnecting harnesses, 
thermal compression bonding, miniature stacking connectors or elastomeric 
connectors. Martin Marietta has fabricated assemblies in prototype quanti-
ties containing 480 components per cubic inch. The assemblies used lead-
less devices and chip components on small multilayer polyimide printed 
wiring boards. However, this was accomplished primarily due to an innovative 
interconnection scheme, using a flexible printed wiring harness and totally 
eliminating conventional connectors. 
STRUCTURE 
Miniaturization of circuitry permits a corresponding reduction of 
supporting or protective structure. The total assembly concept changes 
when weights decrease by an order of magnitude. Adverse dynamic environ-
ments can now be handled with ease. Lower individual component mass 
inherently provides assemblies with much more tolerance to adverse vibra-
tion and shock loads. Leadless device assemblies supported by light weight 
structure have been shock tested successfully without 'hock isolation to 
25,000 gls. 
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It is also possible to utilize eXisting structure as a unique 
electronic assembly. Conventional printed wiring processes have been 
adapted to metal cored material. As such it is possible to install 
components directly on formed metal of irregular shapes. Leadless 
devices can now be reflow soldered to a supporting metal cored gusset 
or skin containing a printed wiring pattern, therefore eliminating the 
requirement for separate supporting structure. 
It is also foreseeable that leadless devices will be applied to 
cylinders. This is an excellent opportunity to fully utilize the 
cylindrical volume of small missiles and projectiles that is presently 
so wasteful of packaging density. Concentric cylinders containing thick 
film or leadless devices on the outside surfaces can be inserted one 
inside the other and interconnected at the ends to provide a unique 
packag~ng concept for small missiles and projectiles. Circuitry printed 
on moided polycarbonate shapes is another distinct possibility. 
THERftlAL MANAGEMENT 
Small highly dense electronic assemblies present another challenge 
to the packaging engineer. Reduction in size does not reduce heat dissi-
pation,and confined in a smaller volume it demands close attention. 
Efficient thermal management techniques are a must. 
However in most cases it can be handled by use of the proper substrate 
material or special heat sinks. In extreme cases air movement or cold 
plates may offer the solution. The metal core printed wiring board, struc-
tural chassis or metal cored substrate will provide the required thermal 
path for efficient management in some applications. 
STANDARDIZATIOrl 
Do not mlnlmlze the subject of standardization. Although left until 
last, the position does not signify importance. A major goal that must be 
set and worked toward is that of standardization. The threshold of a 
totally new hardware concept is the place to begin standardization plans. 
It is far too late after many different hardware configurations have evolved. 
S~Jndardization in both disciplines is long overdue. Large scale 
hybrids or their equivalent offer a true building block approach. Designers 
must thi nk ahead to the next program or task and concei ve package geometry 
that is not dead-ended. Custom packages are expensive, therefore designs 
should permit continued usage in large volume. Standardization is a 
realizable goal, but only if it is an established goal from the beginning 
will we achieve the maximum benefit. 
All of the technology is available today in which to achieve the con-
cepts described herein by the 1980's, however this technology will not 
i nte.grate itself. The task can only be accompl i shed by the teamwork of 
engineers in both the microelectronics and electronic packaging disciplines. 
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Comparsion of 000 Tape Automated Bonding Programs 
By: Robert F. Unger 
U.S. Naval Ocean Systems Center 
San Diego, California 92152 
Abstract: 
Tape Automated Bonding (TAB) shows promise of being the predominant assembly and 
interconnect technique for microcircuit devices in the 1980's. After briefly reviewing 
the evolution of TAB, this paper will give consideration to factors influencing and 
motivating TAB, including current major problem areas. Solutions to these problems are 
being investigated under five Department of Defense (000) programs. These complementary 
000 efforts will be discussed and compared. The findings will be contrasted against 
recent improvements and advancements in automated wire bonding. 
Evolution of TAB: 
Tape Automated Bonding (TAB) has baen 
evolving since its inception when General 
Electric announced its Mini-Mod concepts in 
the mid 1960's. Since then, it has been 
explored and further developed by others to 
become the promising processing technology 
for assemblirg the next generation of 
microelectronic devices, both single chip 
discretes and multi chip hybrids. It is 
reported that 48 major companies are 
currently involved in either production or 
R&D tape automated bonding efforts as 
illustrated in Figure 1. Appendix A, 
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Figure 1. Estimated Number of 
International Companies involved 
in TAB for 1977 
reference 1, identifies many of the 
specific companies and factors involved. 
The feasibility of TAB has thus been well 
established, but now optiminization of 
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materials, 
before its 
realized. 
universal 
1980' s. 
processes, etc., are needed 
potential benefits can be fully 
TAB is destined to become a 
assembly technology of the 
Figure 2 illustrates the various key 
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Figure 2. Key Factors Involved 
in TAB 
factors irvolved in TAB. The most basic 
system U:"S a reel or strip of copper foil 
which is etched to form a specific 
connection pattern for eventual mating with 
bond pads of an integrated circuit (IC) 
chip. (See A in figure 2). The copper 
foil concept has the lowest potential cost, 
but does not permit chip testing later in 
the assembly process. Foil that has been 
laminated to a plastic film carrier, 
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"htlwever, does provide potential means for 
testing. Each etched foil pattern is 
classified as a lead frame. 
Inner lead bonding (ILB), lower left 
portion of Figure 2, is usually 
accomplished via thermocompression bonding 
(TCB) techniques - the application of heat, 
time and pressure. This same basic process 
is used in wire TCB. The major difference 
with TAB is that all the etched foil 
contacts are bonded simultaneously to their 
mating IC bonding pads. To facilitate this 
bonding step, raised bonding pads or bumps 
must either be added to the chip or to the 
lead frame, as illustrat~d in Figure 3 and 
4. The bumps provide the necessary 
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Figure 3. TAB Utilizing Bumps 
on Chips 
Figure 4. TAB Utilizing Bumps 
on Tape 
clearance above the chips to prevent 
contact shorting or damage to the chips. 
Chips used for TAB are provided from wafers 
is P 
which have been subjected to the customary 
static probe testing and dicing. ILB 
essentially initiates the automatic 
handling and assembly process. Reels or 
strips of lead frames with chips attached 
c~n now be automatically tested and outer 
lead bond bonded. 
The test station shown in the center 
portion of Figure 2, has the potential for 
subjecting each lead frame and chip (LFC) 
to various tests, necessary to provide 
greater confidence that the chip will 
function satisfactorily after final 
assembly. These may include dynamic 
testing, temperature stressing, automated 
computer comparsions, burn-in, etc. 
Outer lead bonding, illustrated in the 
right side of Figure 2, separates a portion 
of the LFC and bonds the extended metal 
foil pattern or contact beams to mating 
bond pads on a substrate or discrete 
package frame. Thus, Figure 2 shows in 
sequence form how TAB will automate 
handling, bonding and testing. The 
potential rewards of TAB are great for 
reducing costs and for improving yield and 
reliability. The 000 programs to be 
discussed later will relate positive 
methods for achieving full TAB potential by 
addressing problems yet to be resolved. 
Wire Bonding: 
TAB technology essentially is a 
replacement or alternative for wire 
bonding, therefore, current wire bonding 
factors are generally used for a base line 
comparsion with TAB. Figure 5 illustrates 
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Figure 5. Wire Bond Process Sequence 
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seven separate steps necessary to make the 
two bonds required for each wire. 
Currently, the hybrid wire bonding rates 
vary from 80,0 to 1800 bonds/hour for manual 
operation ~ld 10,000 to 13,000 bonds/hour 
for automated pattern recognition type 
bonding. The important benefits offered by 
wire bonding .are: 
1. Flexibility - can be bonded to 
practically any chip, 
2. Low Material Costs - cost of the 
wire, and 
3. Minimal Non-Recurring Costs - does 
not require special tooling and mask 
charges for each separate chip, which is 
the case for TAB. 
The main disadvantage of wire bonding is 
the number of individual steps involved to 
·bond a chip to a hybrid. Each 000 program 
compares TAB cost, reliability, yield and 
other factors with the wire bond assembly 
processes. 
Influence Factors: 
There are four major factors with have 
influenced or prompted the 000 programs: 
1. Chip related failure, 
2. Wire bond related failure, 
3. Device yield, and 
4. Insufficient reliability 
Figure 6 illustrates two of these major 
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Figure 6. Major Causes of Hybrid 
Failures 
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failure modes, reference 2. Portion (a) 
shows that for those hybrid devices that 
failed during in-process assembly, 60X of 
those that failed were due to active device 
failures; i.e. inoperative, wrong type or 
damage chips during assembly, plus 
diagnostic errors. Wire bond failures 
attribute to 23% of the failures, 
Specifically caused by loose, broken, 
incorrect or missing wires. For example, 
if 10,000 devices are processed and 100 
devices fail during proceSSing, 60 would be 
due to device related failure and 23 due to 
wire bond related failures. TAB has the 
potential to eliminate those two failure 
related factors, a definite motivation 
force for 000 efforts. 
Failures occurring during in-process 
assembly many times effect yield and are 
reflected in cost, since often it is 
necessary to fabricate more devices than 
required to compensate for those that fail 
during assembly and test and can not be 
reworked. In addition to the yield factor 
fault isolation must also be considered, 
because it can be an even greater cost 
item. Fault isolation to determine which 
IC chip is bad and which wire bond is 
defective can be very costly, and often 
exceeds the total aF~embly costs of a 
hybrid device. AgG'lr~, TAB has the 
potential to eliminate many of these costly 
failure factors. 
Portion (b) of Figure 6 shows the cause 
of those devices that failed in the field 
after successfully passing many specified 
MIL-Std screens. It indicates that screens 
are not 100% effective and other techniques 
are needed. TAB could be the answer by 
providing more effective test methods and 
provide the reliability urgently needed. 
Chip yield, another powerful 
influencing factor, is shown by Figure 7. 
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Figure 7. Chip Yield Dictates 
Hybrid Yield 
To clarify this illustration, observe the 
dotted line above 97% in portion (7a). It 
shows that for a hybrid with 10 chips, 74% 
of the hybrids processed will have all good 
chips and will not require rework. 
However, 26% of the hybrids will require 
one or more chip replacements and of that 
26% 4% will require 2 or more 
replacements. Each chip in the above 
example has a 97% probability of 
functioning correctly in the hybrid 
circuit. TAB, through the use of dynamic 
chip testing, stress testing, burn-in, etc. 
can easily improve chip yield to 99%, thus 
improving hybrid yield from 74% to 90% as 
indicated. Examining portion (7b) under 
the same conditions shows that TAB has an 
even greater impact on yield when the 
complexity is increased to 40 chips. In 
this situation, TAB will increase yield 
from 30% to 65% ~-- a significant factor. 
Figure 8 further verifies the influence of 
chip testing over yield, reference 3. 
Items 1-5 of Figure 8, identify the 
evolving factors which eventually resulted 
in the indicated 85% yield. TAB can 
perform all five factors automatically, 
thus improving the current semi-automatic 
method. The factors a-e account for the 
remaining 15% yield. TAB also has the 
potential of reducing or eliminating 
factors a, b, and c. 
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Chip Yield & Test Evolution 
1 - Operatio~ 
2 - Comparison 
3 - Automated computer 
4- High Iemp 
5- PSEU cold Iemp 
Remaining Problem Areas 
a.. Missing wires 
b· MlSwTre 
C - J nduced damaqe 
d- Passive deVice, 
e- Misc. 
Figure 8. Hybrid First Electrirai 
Test Yield History 
It has been shown thus far that TAB is 
a viable solution to current Ie/Hybrid 
problems, but further development is 
required. The major problem areas to be 
resolved are: 
Cost 
Yield 
Re 1 i a b i 1 ity 
and the specific assembly factors to be 
addressed by the 000 efforts are: 
Reduce bond failure 
Reduce Ie failure 
Reduce handling failures by automation 
Select and optimize TAB materials 
Optimize TAB pr'ocesses and 
specifications 
Optimize testing and quality control 
techniques 
Reduce non-recurring costs 
Develop multi-chip type assembly 
techniques 
Develop mass production techniques 
Document reliability and cost 
Standardization 
Implement into 000 systems 
Disseminate information to stimulate 
competiti on 
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000 Programs: 
There are five DoD efforts dir~ctly 
related to TAB and ·are summarized in fable 
1. Note that each is concentrating on a 
Programs and ActIvItIes Bumped Start Complete 
Key Factors ChIp Tape 
IC ChIps Ilavy/tlOSC- X 2/76 2/77 
Trl-Metal System RCA 3/78 
10/78 
HybrIds Army/ECOM 7/76 4/77 
J:lili!:.!ili. Honeywe'l 
HybrIds AI'11.:r/MIC{J<I 7/76 '2/77 
Processes & Honeywell 12/78 
Specifications 
HybrIds A""y/ECOM 6/17 9/79 
Mass ProductIon Honeywell 
Hybrid tlavy/tiOSC 9/77 '/79 
MIssile 
Implementation 
Tabl e l. 000 Tape Carrier 
Compl ementary Programs 
different key element. The five fields of 
emphasis are: the development and 
implementation of a tri-metal system for 
chips~ the evaluation and selection of 
materials, the development of basic 
processes and specifications vital to 
hybrid assembly, the 'institution of mass 
production techniques, and the utilization 
of the broadened technology for a missile 
system. Therefore, in essence" they are 
complementary programs and the re~ults from 
one program greatly benefits the others. 
Table 1 also lists the starting and 
completion dates, which indicates that much 
of the work is still in progress. However, 
sufficient data is available for a brief 
discussion of each. 
Navy/NOSC/RCA Program: 
IIHigh Reliability, Low-Cost Integrated 
Circuits ll , (Contract Numbe.> N00039-76C-' 
0240) has three major phases ::-' Phase one is 
the development of process feasibility, 
process development and automated assembly. 
Phase two is devoted to quantity 
fabrication of eight selected different Ie 
types. Phase three involves reliability 
analysis and verification. 
The objective of this program is to 
investigate alternate approaches tQ 
.. 
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MIL-M-385l0 for achieving high-reliablity 
integrated cirucits at low cost. Emphasis 
is on adapting existing technology to 
industry mainstream products to achieve a 
reliability level of 0.005%/1000 hours at 
125 with a 60% confidence level, a level 
that will meet military requiren:ents 
without a cost penalty in excess of 20% 
over the cost of commercial, 
high-reliability plastic-packaged devices, 
The approach to achievement of the 
goals of this program will be the 
integration and application of existing 
sealed-chip integrated-circuit processing 
with automated plastiC packaging. In 
comparing this effort with other DoD 
programs the major difference is that this 
is the only program devoted to Ie chips, or 
single chip discretes, the others 
concentrate on hybrids. The RCA chips 
are specifically developed for bumping 
using the tri-meta1 system illustrated in 
Figure 9. Note the unique passivation 
Figure 9. Navy/RCA Tri-Metal 
Bumped Chip 
layers. These plus the plastic package 
provide protection for the chip. 
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Conclusions: 
It has been shown that TAB and BTAB are 
viable, maturing technologies . Each shows 
great promise of resolving the major 000 
goals; to reduce cost; to improve yield and 
to improve reliability. The complementary 
DoD efforts are destined to expedite 
benefits of TAB/BTAB into military systems , 
In addition, the 000 efforts will assist 
greatly in assuring that TAB/BTAB will be a 
major factor in microelectronics for the 
nineteen eighties. 
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~ NTRODUCTI ON 
During the past decade, the field of military as well as commercial 
application of microelectronics has grown by leaps and bounds. The Depart-
ment of Defense has been a key driver in expanding the state of the art 
by generating requirements for highly sophisticated electronic equipment 
to meet an ever increasing threat to our nation's security. Development 
of equipment to meet these requirements pushed the state of the art and 
placed a premium on innovative electronic designs. Cost to develop these 
systems took a secondary role to technology while operating and support 
costs as well as operation in a tactical environment were given only 
minor consideration. However, the climate today has changed dramatically 
and cost has become the major driver in system acquisition. This was 
aptly stated in an article in Electronics Magazine which noted. 
"Design-to-price--the Government's low price--is the chief 
bugaboo for engineers anxious to deploy their latest innova-
tion throughout the military establishment. 'If they can't 
prove the costs to build and maintain, and guarantee its 
reliability, we don't want it,' says a specialist in the 
Di rectorate of Defense Research and Engi neeri ng (DDR&E). III 
In light of this recent change in the DOD climate, we have reached a 
point in the development of microelectronics where we need to pause, 
look forward, and ask "Where do we go from here?" The purpose of this 
paper is to reflect on that very question from the eyes of the military 
developer who must insure that a system is developed which cannot only 
meet the threat but can be operated and maintained in an economical 
manner in a field environment. rhus let us examine the military require-
ments for microelectronics with an eye towards its ultimate use on the 
battlefield. 
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FIELD ENVIRONMENT 
In order to maintain a proper perspective, developers of microelectronics 
for military application must keep in mind the ultimate environment in 
which the electronic equipment will be utilized. In order to illustrate, 
let's look at the environment of a typical mobile Air Defense Missile 
System during combat. 
The system is deployed forward in the division area where it moves over 
all types of terrain in all conditions of weather. Its tracked vehicle 
provides the mobility to keep up with rapidly advancing armor units. The 
crew operates around the clock maintaining vigilance monitoring the 
search radar display. Continued operation slows their reflexes and 
thought processes slowly diminishing their effectiveness. Rugged terrain 
causes severe shock and vibration to be transmitted to the systems elec-
tronic components. Missile resupply vehicles move slowly over the rugged 
terrain with their cargo of missiles exposed to the elements. Support 
test equipment vehicles move slowly over the roads to keep up with the 
advance elements to insure responsive supply and maintenance support. 
Maintenance crews are weary due to the continuous road marches caused by 
the fluid front. Maintenance personnel with soldering equipment work 
long hours repairing printed circuit boards needed to r~turn fire units 
to a serviceable condition. Other maintenance teams canabalize a fire 
unit disabled by a direct hit from an enemy munition, parts are removed 
to replenish parts stocks depleted by the previous day's air battle. 
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Electronic repair parts are stored in bins in the supply vans where 
temperature soar to 125+ degrees. To the rear missile stocks are stored 
under canvas to protect them from the tropical sunlight. 
This montage depicts some of the typical conditions an air defense 
missile system will face at some time in its life cycle. All the condi-
tions described may not occur simultaneously. However, when any of the 
conditions do prevail, system availability will surely suffer. Climatic 
factors will result in increased probability of failure. Weariness of 
crew and maintenance personnel will exact its toll on system readiness 
through errors which result in equipment down time. These are some of 
the factors which cause fielded equipment to demonstrate lower levels 
of system availability than predicted during development. It is these 
conditions that equipment designers must keep continually in mind when 
developing equipment for use in the field environment. 
REQUIREMENTS 
Based upon the field environment depicted and the continued Depart-
ment of Defense emphasis on reducing life cycle costs, a number of mili-
tary requirements for microelectronics become readily apparent. Some of 
these requirements are inherent in microelectronics and are simply 
reiterated in this paper as a reminder of their importance and to 
suggested possible improvements for the future. 
High Reliability. It is well understood that high reliability is an 
important characteristic of microelectronics circuits. However, it is 
an area that requires continual improvement to insure that reliability 
in the field is raised to much higher levels than is being achieved today. 
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The emphasis within the DOD is best summed up by the following statement: 
"There has always been emphasis on designing reliability into 
a system to meet operational mission needs, but only recently 
has similar emphasis been placed on system design reliability 
to meet O&S cost needs. This new emphasis devp.loped when it 
was perceived that major weapon system complexity was leading 
to poor field reliability and that O&S costs had increased 
substanti ally. "2 
It appears ironic that such could occur, however, when the total field 
environment is considered one can well understand why field reliability 
is poor. Thus, a continual effort must be undertaken to insure that 
reliability improvements such as those listed below are investigated 
and implemented in microelectronic circuits. 
o Application of redundancy 
o Improved methods to interconnect circuits 
o Improved manufacturing processes 
o Better control of moisture 
Efforts in these and other areas will contribute significantly toward 
the Service's goal of increased field reliability. 
Expanded Built-in-Test-Equipment (BITE). When an electronic system 
fails, it becomes a crucial matter for the crew to restore the system in 
a minimal amount of time (i .e., under 30 minutes). The BITE must be 
simple and accurate and should allow the crew to isolate and repair 
90-95% of all system malfunctions. This must be accomplished by the 
typical crew utilizing a repair manual written to a 5th grade reading 
level. One can recognize that proper electronics design techniques are 
required to obtain the required BITE capability and to insure that the 
BITE circuitry does not constitute an inordinately large percentage of 
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the system electronics. Designers of microelectronics must insure that 
components replaceable by the crew are designed such that BITE can 
readily and rapidly isolate most any given fault. The importance of 
and the need for properly designed and ~imple to operate BITE cannot be 
over stressed. Rapid and accurate repair at the organizational level 
is essential in maintaining a high level of operational readiness. An 
example of what can and will happen if BITE is not accurate and simple 
to operate was illustrated in an Air Force evaluation of the F-14 
wherein it was reported that, 
The final analysis of the PSE indicated that approximately 
23 percent additional Direct Maintenance Manhours (DMMH) 
were due to unverifi ed faults . . ."3 
These were indications which the crew suspected to be faults and when 
significant number of manhours were consumed attempting to correct them 
only to discover that they were not true faults at all. Properly 
designed BITE utilized to test properly designed microelectronic circuits 
can reduce this problem significantly thereby reducing the associated 
O&S cost. 
International Standardization. Standardization is an attempt to 
minimize the number of items in the military inventory by developing 
items which can be used in a multitude of applications. Just recently 
the Department of Defense has undertaken a program to transfer European 
technology to build a complex electronic system in the US. One problem 
raised by this effort was the fact that, in some cases, a European 
component mounted on a printed circuit card could not be replaced by 
a US component which functioned in an identical manner. This was due 
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to the fact that US and European components were not constructed in a 
standard configuration to allow interchangeability. It appears that 
future cooperative development and production programs with European 
countries will be on the increase. To simplify this process, micro-
electronic manufacturers should proceed to develop international stand-
ards for microelectronic devices and then pursue a course to establish 
a mechanism to insure compliance by all countries involved. Such a 
program will help assure common configuration at the piece part repair 
level thus allowing full benefit to be derived from~joint logistics 
strategies. Such benefits can be significant as Mr. R. E. Bredenbender 
reported in the Defense Management Journal when he stated that 11 ••• there 
can be little doubt that standardization can mean big savings." 4 One fine 
example of what can r,ccomp1ished is evident in the Raytheon developed 
"PATRIOT" air defense system where the RAY-PAC has been developed as a 
standard microelectronic circuit and used in multiple applications through-
out the system. Similar efforts on a national and multinational basis can 
make a significant impact on O&S costs and open doors to international 
cooperation heretofore unheard of. 
Ease of Repair. The Services have, over the past decade, strongly 
emphasized the need for improved maintainability in military equipment. 
This emphasis has resulted in major advances such as plug-in/plug-out 
modules, extensive built-in test, and improved maintenance tech,,~c~l 
documentation. As a result, prime system hardware of most of our modern 
military systems display very sound maintainability design. However, it 
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appears that little consideration of maintainability in design has occurred 
at the printed circuit card level. Most printed circuit cards present 
severe challenges to the repairman in the field. The concern over allow-
ing printed circuit card repair of missile systems in the field was such 
in the US Army Missile Command that a policy was instituted some years 
ago which stated that no printed circuit card repair would be allowed in 
the field. Thus all electronic printed circuit cards had to be returned 
to US based depots for repair. Such a policy requires an increase in the 
supply pipeline quantities in order to maintain operational readiness. 
Printed circuit cards designed to facilitate repair in the field Cdn 
lead to a reduced pipeline, more rapid supply response, and possible 
reduced O&S costs. Some items that should be considered in designing 
maintainability into printed circuit cards are: 
o Utilize innovative packaging and mounting techniques which 
allow defective components to be easily removed and replaced. 
o Reduce the amount of soldering/unsoldering required to effect 
repair. 
o Minimize the use of hard to remove epoxies and conformal 
coatings . 
. iaintainability design of repairable printed circuit cards and modules 
will reap great benefits in the field in the form of increased system 
availability. 
Throw-Away. Over the past years, the services have had varying 
degrees of lack of success with so called IIThrow-Away" logistics concepts. 
In such a concept, certain repair parts are categorized, due to low cost 
and low failure rate, as throw-away. That is, when the part fails in the 
system it is removed and replaced by a serviceable part and then thrown 
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away rather than repaired. This type of maintenance concept has an 
appealing aspect to it in that it could. if properly implemented. result 
in a reduction in the numbers of repair technicians required to support a 
fielded system. The past failures appear to be a result of three 
characteristics. First. the candidate item for throwaway was too 
expensive and thus the economic soundness of the concept became question-
able. This was exacerbated by the fact that the failure rates in the 
field environment were significantly lower than in the projections arrived 
at by the contractor. Secondly. adequate test equipment was not provided 
to allow verifira1ion that the part removed was actually unserviceable. 
Consequently. numbers of serviceable parts were discarded with a 
significant impact on the repair parts stocks. Finally. the throwaway 
items were designed in such a manner that they could be repaired. Thus, 
repair' personnel found it extremely difficult to throw the item away when 
they knew it could be repaired and that it may be difficult to get a 
replacement item through the supply system. It appears that a selective 
throwaway policy would be extremely beneficial if the parts selected 
were low in cost. extremely reliable, and nonrepairable. Efforts in 
microelectronics design should consider these characteristics and imple-
ment them where feasible. 
Environmental Protection. As described earlier in this report, the 
environment faced by a tactical weapon system in the field is severe at 
best. The need for equipment which can operate in all climates continues. 
The services continue to review and expand specifications and standards to 
insure that equipment is able to withstand the elements. One area which 
appears to offer great benefits is that of moisture resistance of micro-
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electronics circuits. Recently released information indicates that 
moisture is a significant contributor to electronic failures. Attempts 
to develop new and improved methods to eliminate moisture in the construc-
tion of microelectronic circuits will result in improved life of fielded 
systems. 
Replicability. Military systems usually remain in the active inventory 
for 10 to 20 years. Over this period, there are continual demands upon 
industry to provide repair parts. Unfortunately, many of the requirements 
are placed in extremely small quantities to one or more producers. Past 
experience indicates that it is extrem~ly difficult to replicate micro-
electronics circuits from one manufacture~ to another and, if the system 
is late in its life cycle, possibly extremely expensive even if purchased 
from the prime contractor. In order to alleviate part of this problem, 
it would be beneficial if documentation would be such to allow for 
competitive procurement of even the smallest microelectronic circuit. 
SUMMARY 
The areas of impr~vement mentioned above can and will have a favorable 
impact on the Services in their attempt to reduce costs in the life cycle 
of system development. As we all know, dollars are in short supply while 
requirements become increasingly complex in order to meet an increasingly 
sophisticated enemy threat. This environment will challenge all involved 
to develop innovative approaches to complex and challenging problems. 
The microelectronics industry has made significant contributions to the 
defense of our country through an innovative and pioneering spirit which 
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has taken us to levels of technology which were imagined by few just 
a decade ago. The challenge is clear, innovative ideas and the willing-
ness to accept difficult challenges are required in our common efforts 
to increase system effectiveness and reduce life cycle costs. Total 
dedication to these efforts will surely result in future systems which 
can be maintained in a high state of readiness at costs affordable to 
the Services involved. 
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Abstract 
Residual gas analysis techniques are employed to mea-
sure the moisture in sealed hybrid packages as a function 
of substrate attach material, vacuum bake time and sequence, 
and sealing procedure. It is shown that, when room atmo-
spheric exposure is eliminated following the vacuum bake-
out, moisture levels of less than 1000 ppm may be achieved 
for modest bake times and solder substrate attach techniques. 
Suitable moisture levels were achieved for epoxy attached 
substrates only when seam sealing procedures were employed. 
Introduction 
Although moisture induced failure mechanisms in semi-
conductors and hybrids have been investigated and identified 
over the past several yeat's, it has been only recently that 
conventional leak detection has been declared inadequate 
to insure low moisture levels in hermetically sealed hybrids 
and semiconductors. That is, although a hermetic seal insures 
that the external environment, including moisture, does not 
enter the package, it also insures that moisture internal to 
the package does not escape; this situation may not exist 
for less hermetic enclosures. 
Recently Thomas1 presented several less obvious fac-
tors contributing to high moisture levels in sealed packages. 
Included was the suggestion that extended vacuum baldng, 
with no subsequent atmosph6ric exposure, was required Co 
achieve moisture levels of leEls than 500 ppm; however, the 
role of several hybrid construetion details was not presented. 
This paper presents the results of an empirical study that 
relates the effect of a selected group of hybrid process para-
meters and materials on the level of moisture in the sealed 
hybrid ambient. 
The study is divided into two parts. The initial data 
is the result of hybr1,ds that were vacuum baked at 1250 C, 
exposed to room atmosphere for various amounts of time, 
sealed on a gradient flat-pack sealer, and analyzed for 
moisture levels at Jet Propulsion Laboratories in Pasadena, 
California. The second portion of the study includes the 
same basic hybrid construction process; however, Hie semi-
conductors were omitted and the packages are vacuum baked 
at ISOoC with no atmospheric exposure before sealing on 
both a gradient flat-pack sealer and a parallel seam sealer. 
Residual gas analysis of the second set of packages was ob-
tained at Texas Instruments, Dallas, Texas. 
Hybrid Construction 
Substrate Fabrication 
Conventional thin film subtractive processes utilizing 
tantalum nitride resistive films and titanium-palladium-gole 
conductive films were employed with the following general-
ized flow chart. 
substrate clean 
I 
Fabrication Flow 
resistor film sputter deposition 
I 
conductor film - evaporation and electroplate deposition I 
phG·tolithographic definition and etch 
1. conductor pattern 
2. resistor pattern 
resistor oreage (3500 C) l 
laser resistor tri m -1 
Previous characterization of this process utilizing Auger 
spectroscopy has demonstrated that the various rinse and 
bake steps are sufficient to leave no trace of ionic contami-
nants from cleaning solvents and chemical etches. 
Assembly 
After fabrication and inspection of the substrate, the 
packages and substrates were vapor degreased in electronic 
grade TMC and isopropyl alcohol as the first step in the 
assembly process. That process is described by the following 
flow chart. 
Hybria Assembly Flow 
parts clean 
) 
Substrate Attach 
Epoxy /Solder 
epoxy die attach 
thermocompression wire bond 
l electrical test I 
l hybrid clean I 
I 
Vacuum Bake 
Time/Temperature/Sequence 
I· Solder Seal I 
r Gradient/Seam 1 
The substrates were then attached to the base of the 
1 X 1 in. metal butterfly package ill two ways, which rept'e-
sents the first ':uriable of the study. Both 80/20 Au/Sn solder 
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f'('rnov"d II, .. pOII'fllI I mOlslurc HtJ.,ortJlJlg urfucp, of llicon, 
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~('uling". '11i vllcuur,' Imh:r. tilllC', I rnp'rotur(' Ilnd ,C'qu nl' 
r prl's('n till' '('('oml mllJor VIIl'lftblf's of thp '>ludv. )luke 
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to .Hi IH\lH /II I !iOoe, In he firs purl of Ih 'lUdv. whl('h 
III\'olv( d lit lOo'ptl{'r(' I' ·po ·lIre lollowlng thp vll{'uurn bilk 
Wid prior (0 III ('1111111\ p .. ('l-.lIg('~ w('re bilk '<Jilt 125°(, for 
Plttll'f:lO rnlilull' or 16 hour~. PIlC ug .. I\. r(' tJul-. d u t 
I :,Oo( , In ttl(' conJ portion of t I' Sllldv, for ('rlhN 2. 1, 
1, 5" f\ I h, 17, or .36 hours, with no II rnosphNlc cxposure 
I> WI'(>I\ Ihl' hllke ('yclp Iwd he S 1I1111g proc SS, Ih(' x cp-
tlOIl to IllS t"(l'rn nt WfiS Ii pll ('vcll', tn wili('h Ihl' purts 
wprp Iml-.I'<I lor J hour .. , C'xposf'd to thl' ntmosphf'rl' (for lip 
[>1'0 1111/1(,.1\ 2 ITIlnll (l'sl, ond ngllln vacuum bllkcd for I hour. 
Ihl' part' WN(' th n ~"lIl('d without uny II l mosptwrlc poslIr 
1'01101\. In~ til' '('('onel bllke. 
SPOhll, 
older 'Iding WIlS p rform 'd on II grlldlC'lIt sellier mUllu 
111(' 1If('<I h" HI" ur('h Ins ruments ('orporlltlon lind on n paral-
IC'I cllrn III r ITlllnufllctured by olin. n(1' r:qUlpm nl ( or 
porltllon, lor th" s(uely thf' prlmllry '1gnlflC'lInt dlffNence 
,et wef'n tlll'SI' tv,o f'UIN I the tcchnlqup of prOViding 
:t.ermlll ('n('r~\ to ttll' ~ Hling urfHc(' und subs('qu{>ntlv 
rl1lSllIJ.{ till' ub trIll or pec IIge bus Il'mp('flltur. I h 
gradll'nl eui<'r tplllllr(' Il tla( h(,lIt('d surflll'e, 1.500 '( 1.375 
in. hilt I I 'plclIll\ brought m contact With th(' ('II Ir t op 
~urfl'('p of thr plI('kllge hd, fin aluminum h II smk IS Iik -
VI (' III contu('t wllh th(' packllgl' baq. rtwrmocoupll' rnea-
llrl'rnPflls 01 ,uoslrll(e t mp ra ure w('rl' mudl' during S /iling, 
ttlP (' ml'lI,ur(,lTIl'nh Indica ted, WI h propN hf'lIt 'mkillg. 
tl'rnp"flltUf(' of :WOo(' lit the hot l'sl pomt of /I ,old r ut-
Heh! d ul> rut( for All Sn SPilling. I'lgur I ,t,ow, the 
grndll'nt PllIl'r prior ° ('nclosurf' of th unl( III u dr" box 
v,·th IIttllclll'<I VIlt"llll1l ov 'n: th Ulllt IS uhf) ll'l'd to soldN 
/lttH('1I ub,trutes to hl' pud.ug bll '. iLl' /II r IS <;hown 
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H I'rodllc 01 \1>1t . II-. \dhl'''lve ('0 .. (,"rdenll, ('HIli. 
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Ing tll(' VU"lIlHll buke li t 12.)°(" Although th rc " (,lItt r 
In till' tfUlll, Iwre I /HI obVIOUS mcr /lSI' m 11101 ur with 
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INVESTIGATION OF PACKAGE SEALING USING ORGANIC ADHESIVES 
K. L. Perkins 
J. J. Licari 
Rockwell International Corporation 
Electronic Devices Division 
Anaheim, California 92803 
ABSTRACT 
u 
< / ,A l 
V'j 
" 
A systema ti c study vIas performed to CVu 1 UJ. te the suHab-j 1 ity of ad:i!2;;-j ves 
for sealing hybrid packages for tlASA/t·1SFC applications. This study c0nsist.cG 
of three parts. 
« rl 
(1) Screening ten selected adhesives on the basis of Ueir a.bility to 
seal gold-plated Kovar butterfly-type packages that retain the'iT' 
seal integrity after individual exposures to the fo1!Dwing Four 
increasingly severe temperature-humidity environments: 
(a) Ten days at 50°C/60% RH 
(b) Ten days at 60°C/98% RH 
(c) The ten-day moisture test per Method 1004.1 of MIL-STO-883A 
(d) Ten days at 85°C/85% RH 
(2) Screeni ng the four best adhes i ves, as determi ned from the tempe;'ature-
humidity screen, on the basis of their abi'lity to seal gold-pla.ted 
Kovar butterfly-type packages and ceramic packages that retain 
thei r seal integrity after both i nd'j vi dua 1 and sequellti ill exposllre 
to the following Class A test environments specified in Method 5004.2 
of t~IL-STD-883A: 
(a) Thermal Shock - Method 1011.1, Test Condition C (i.e., 15 cycles, 
-65°C to +150°C~ 
(b) Temperature Cycling - Method 1010.1, Test Condition C 
(i.e., 15 cycles, -65°C to +150°C) 
(c) 
(d) 
(e) 
Mechanical Shock - Method 2002.1, T~st Condition 8 
(i.e., 5 shock pulses at 1500 g's in the Y1 plane) 
Constant Acceleration - Method 2001.1, Test Condition A 
(i.e., 5,000 9'S in the Y1 planG) 
Temperature Agi ng corresp~:lndi ng to the tempera tUl'e/time requi re-
ment associated with the burn-in test of Method 1015.1 
(i.e., 240 hours at 125°C) 
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(3) Subjecting the best adhesive-package combination, as identified by 
the MIL-STD-883A screen, to a 60°C/98% RH environment and continuously 
monitori ng the moi sture content usi ng Panametl~i cs Aquamax-type moi sture 
sensors to determi ne suscepti bil ity to moi sture permeati on. 
In all cases, seam-sealed gold-plated Kovar packages were used as controls. 
The ten adhesives selected for temperature-humidity screening were Ab1efi1m 507, 
Ab1efi1m 550, Ab1ebond 36-2, Ab1ebond 58-1, Epo-Tek H20E, Epo-Tek H81, Epo-Tek 
H77, Ab1ebond 789-1, Ab1ebond 873-1, and AF-30. The four best adhesives selec-
ted for MIL-STD-883A screening were Ab1efi1m 507, Ab1ebond 36-2, Epo-Tek H77, 
a'nd Ab1ebond 789-1. Packages sealed with t\'10 of these, Ab1efilm 507 and /\b1e-
bond 789-1, retained their seal integrity after exposure to all temperature-
humi dity envi ronments. Packages sealed with the other tvJO, Ab 1 ebond 36-2 and 
Epo-Tek H77, failed exposure to the 85°C/85% RH environment. The best adhesive-
package combination selected for moisture permeation testing was the ceramic 
package sealed with Ablebond 789-1. All of the gold-plated Kovar packages 
sealed with the four adhesives failed sequential exposure to the MIL-STD-883A 
test environments. and all of the ceramic packages passed. 
Results for two ceramic packages sealed with Ablebond 789-1 exposed to 
the 60°C/98% RH environment (moisture concentration of 193,000 ~pm ) for 15 v 
days showed that the moisture content (which initially was only about 20 ppm) v 
s 1 o\,lly increased to 1000 ppm
v 
after the fi rst few days (3-3/4 days for one 
package and two days for'the other), and thereafter steadily increased at 
constant rates to 14,600 ppm
v 
in one packa~p and 19,000 ppmv in the other by 
the end of the 15-day test. The moisture content was 6,000 ppmv after eight 
days for one package, and after only a little over 5-1/2 days for the other. 
Permeabi1ities and times to half ambient were calculated to be of the order 
':13 
of 1.3 to 4.2 x 10 gm/cm sec Torr and 90 to 100 days, respectively. 
The seam-sealed gol d-p1 ated Kovar packages used as control s passed all 
tests. In the case of the l5-day exposure to 60°C/98% RH, the mr~ ,jture con-
tent of the seam-sealed gold-plated Kovar package remained unchanged at about 
20 ppm
v
. 
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CLUSTER SEAL 
FEATURES ~YTHEO~ 
• HIGH DENSI TY / COST RATIO 
• HERMETIC PROTECTION ONLY WHERE REQUIRED 
• MINIMUM NUMBER OF INTERCONNECTS 
• HIGH RADIATION RESISTANCE 
• ADAPTABLE TO CLOSE TOLERANCE DISCI~ETE DEVICtS 
• OUTSTANDING THERMAL CHARACTERISTICS 
• TAPE CARRIER,BEAM LEADS OR CHIP a WIRE 
• COMBINES BEST FEATURES OF FIELD 
PROVEN TECHNOLOGIES 
• UNIFORM ASSEMBLY PROCEDURE [MINIMUM 
O!STRIBUTION OF DEFECTIVE PARTS OR 
WORKMANSHIP] 
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CLUSTER SEAL 
The cluster seal packaging technology represents a combination 
and extension of two well known technologies pioneered by the Raytheon 
Company. The first is the Raypack technology which is now an industry 
standard for a variety of military and commercial hybrid programs. The 
second is the hot cap seal technology which was developed by Raytheon as 
a discrete device packaging technology for the Poseidon and Trident programs. 
By combining these concepts we have achieved a packaging technology which can 
provide a higher performance to cost ratio than any competing packaging scheme. 
It should be stressed at the beginning that there is nothing IIfunny" about 
cluster seal. It involves no secret formulas, materials, or processes. It 
involves no organics, pseudo-organics, poisoning agents, or materials which 
are foreign to active devices. The concept is simple and it does work. 
There are refinements which can extena the usefulness of the concept to 
include a broader range of appl ications but we will start with the basic 
principle. 
The philosophy on which the cluster seal concept is based and 
illustrated in this publication by way of a typical NAFI app1ication, is that 
modern thick film technology is capable of providing passive networks which 
can be incorporated into a module without requiring hermetic protection. For 
systems or applications where this concept is not applicable, cluster seals 
cannot be effectively applied. Our position, however, is that if your 
system's module requirements will permit the use of multilayer PC boards 
and discrete passive components which are not hermetically sealed in either 
glass or metal and you require hermeticity only in your active devices 
(e.g., transistors, diodes, SSI, MSI, etc.) then from a cost, reliability 
and density standpoint your system is a good candidate for cluster seal 
packagi ng. 
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There is at present, mounting and almost overwhelming evidence 
that properly fabricated non-hermetic thick film networks comprised of con-
ductors, resistors, and possibly capacitors are capable of highly reliable 
operation in multitude of hostile environments, The evidence stems from 
years of GEOS and other satellite operations, shipboard installations such 
as Aegis, RADC failure documentat'ion, testing in missile applications such 
u 
as Poseidon and Trident,automotive applications, and data from material vendors, 
In cluster seal packaging, th~ active devices are arranged on the 
substrate in such a fashion that individual covers can be used to hermetically 
seal selected locations, Thus, a single 1/4 inch square cover may seal an 
,080 inch square MSI device or as many as four (4) transistors, four (4) or 
even more diodes. Various size covers are available to incorporate larger 
or more devices in a single seal site. The accompanying fabricating and 
process flow chart and photographs~will clearly illustrate the application 
of cluster seal technology to a typical NAFI module. Layout and fabrication 
of the thick film substrate is identical to our standard thick film process. 
Sequence of screening and firings of a typical circuit is shown below. 
STEP 
2 
3 
4 
5 
SCREEN 
PtAu 
Au 
Dielectric 
Resistors 
Seal Glass 
MATERIAL FIRING TEMP.(OC) 
ESL 5800 B 940 
Plessey 5025 940 
ESL 4608 FB 850 
DuPont 1400 series 858 
Corning 7583 500 
After the last standard thick film firing the seal rings are silk screened 
and fired to form a hermetic seal to the substrate. The glass used for 
this seal ring is a lead-zine-borate solder glass which is available under 
the Corning code number 7583. The glass powder is mixed with various 
organic vehicles such as pine oil and ethyl cellulose to provide a suitable 
rheology for silk screening. All the sealing rings are silk screened 
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simultaneously to unfired thicknesses of about .009 inches. The simultaneous 
screening of seal rings provides precise seal ring location. The seal rings 
are then fired in an air furnace at about 500°C for a few minutes to drive 
off the organic vehicles and melt the glass to provide a hermetic seal to the 
substrate. The furnace profile and belt speed must be controlled to provide 
adequate fusion of the glass without promoting devitrification which would 
hinder the final seal operation. Resistors can now be trimmed to value. 
We employ laser trimming but abrasive trimming is also perfectly acceptable. 
After trimming, the active devices are die attached and wire bonded. Eutectic 
die attach is accomplished with an infrared die bonder made by Kulicke and 
Soffa Industries. The advantage of this machine is that the substrate and 
all previously attached chips can be maintained at a bias temperature well 
below the Au Si eutectic temperature (370°C) and only the particular die 
pad to which a device is currently being attached is heated to the eutectic 
temperature. Thus, the thermal history which each device sees during die attach, 
is the preheat bias temperature of 200 to 300°C plus the local thermal spike 
caused by the infrared heating lasting about 3 seconds which is required to 
achieve eutectic die attach. If a conventional die attach machine were 
employed, all semiconductors would sit in molten eutectic while subsequent 
devices were attached. This high temperature exposure for extended periods 
could cause large parameter shifts in device characteristics. The infrared 
die attach mac.hine eliminates this problem. 
Wire bonding is performed with ultrasonic wedge bonding equipment 
using .001 inch diameter 99% aluminum, 1% silicon wire. The cluster seal 
technology, however, is compatible with any of the standard wire bonding 
techniques. After wire bonding we generally perform an electrical test 
and repair as required. At this point the unit may go to burn-in (either 
powered or unpowered) or directly to sealing depenrling on the program 
re4uirements. Sometimes we perform a post seal burn-in to enable us to 
predict module rel;ab~lity. If post-seal burn-in yields are high we may 
continue the burn-in but subtract the accumulated time from module burn-in. 
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If post seal burn-in yields are low, we may elect to do a pre-seal burn-in 
and repair any failures before sealing. Pre-seal burn-in is expensive be-
cause of the extra care required to handle unsealed devices. Although post 
seal failures are repairable we do not consider this to be a desirable 
procedure and prefer to consider the substrate a throwaway item if it fails 
after sealing. 
The sealing process is clearly illustrated in the accompanying 
charts and figures. Caps are fabricated from 92% A1 203 by conventional 
dry pressing techniques. They are purchased to a source control drawing 
and carefully specified in terms of important physical and chemical para-
meters such as purity, gas permeability, water absorption, surface finish, 
expansion coefficient, etc. The seven degree taper on the sealing surface 
which is shown in the drawing serves to minimize glass flow inside the cap 
where it could damage wire bonds. It also serves to provide controlled seal 
glass thicknesses under the cap in the event that parameters such as seal 
ring glass thickness, seal force, temperature, etc. vary somewhat. The caps 
are loaded into a magazine and are fed automatically by the cap shuttle feed 
to the cap heater block where they are held by vacuum during the cap heating 
cycle which is automatically timed and is typically about seven seconds. 
When the cap heat cycle is over the cap heater block lowers the preheated cap 
and presses it into the glass seal ring on the substrate. The su.bstrate has, 
of course, been pre-positioned by locating fixtures and pre-heated to a 
temperature substantially below the cap temperature and below the flow tem-
perature of the seal glass. The contact of the cap (which has been pre-
heated to above the flow temperature of the glass) with the seal ring instantly 
raises the temperature of the glass to a point where it flows, wets the cap 
and forms the hermetic seal. The cap heater block retracts after the seal 
cycle is completed and the substrate is ready to be repositioned for. the 
next seal. The entire seal ope~ation takes about 10 to 15 seconds per seal 
depending on the cap size and the use of the optional l.R. assist. A thermal 
profile (Figure 1) is illustrated for the first die attached to a substrate 
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via the normal mode and by the infrared assisted mode which lowers the 
average device temperature profile by about 100-150oe. Although subsequently 
500 
1 st 
Seal 
2nd 
Seal 
3rd 
Seal 
4th 
Seal 
! ''t-+-+---
iii 
o 10 2.0 30 40 
Time (sec.) 
Figure 1 
Substrate temperature for a total 
of 4 seals 
Infrared assisted substrate 
temperature for a total of 
4 seals 
sealed die sites will undergo a similar thermal spike each die site will 
experience only one spike and the total substrate soak time at Ts will depend 
on how many sites are sealed. The limit to which bias temperature can be 
lowered when using infrared assist depends on the cap size, location on the 
substrate, etc. but is generally in the vicinity of about 100oe. Seal 
temperature for the seal glass we are currently using in production is about 
500 0 e which means that we run the cap heater block at 600 0 e and the sub-
strate heater block at 400oe. New glasses are currently being evaluated 
which could lower substrate temperature by 100-150oe but these glasses 
must be considered experimental at this time. Other schemes for lowering 
active device seal temperature have been evaluated. One promising technique 
involves the deposition of a resistive seal ring around the perimeter of the 
cap. During final seal, power is dissipated in this ring by impressing a 
voltage across it. The rapid and essentially adiabatic temperature rise in 
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cap perimeter heats the seal glass to its seal temperature with a minimal 
temperature rise of the active components. 
Attachment of passive or prepackaged active components can be 
performed either before or after the substrate has been bonded to the 
aluminum NAFI web. Also, functional trim can be performed anytime after 
sealing. The use of opaque caps for the cluster seal permits functional 
resistor trim when light sensitive active components are involved without 
having to resort to special precautions. Trimming may also be performed 
by any method without fear of contaminating the sealed circuitry. There 
are a number of adhesives which have been found suitable for bonding the 
substrates to the web. The most important adhesive parameter appears to be 
that it not be too rigid. There is a considerable difference in the expansion 
coefficients of the substrate and the web. The use of rigid adhesives can 
cause substrate cracking during thermal cycling or shock. A semi-rigid film 
adhesive such as Ablefilm 545 or a polysulfone adhesive filled with A1 203 
or BeO particles to improve thermal conductivity have both been used 
successfully. Silicone adhesives have also been used. 
Soldering of the substrate termination pads to the NAFI 110 pins 
is accomplished by techniques similar to those i.sed for terminating to multi-
layer boards. The only major process difference is that because of the high 
thermal conductivity of a substrate compared to a MLB it is recommended that 
the entire assembly be preheated to about 100°C to minimize the heat input 
required to reach the melting point of the solder. 
Conformal coating is usually applied to the finished substrate or 
module. Any of the coatings which can be applied to an MLB can be applied 
to a cluster sealed module. Raytheon has performed extensive evaluations 
of silicones, epoxies, urethanes, parylene and is in a position to recommend 
an appropriate coating for any application. 
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A HERMETIC SEALING PROCESS FOR LARGE IRREGULARLY 
SRA.PED HYBRID MICROCIRCUIT ENCLOSURES 
By M. R. Stahler 
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This pap l' d 'sc: rille a s ~tel1l 101' s 'aling vacuum baked h\ llrids ill a dry inert. atmosphe r e 
using an ov riappin' spot r sh;tam:e \ 'cld . A wlique elcclrode configu1'utio 1 and fixturing that 
permits s alin6 ollal' . al,cl ine !1.t1arl\· shaped gold plat.ed I'ovar pad ahes to t.he h'rm ti'it)' 
requirem nts of . !II - ID- ~~ i::, dis ·u~~cd . :\Ietallurgical consideratiOl sand eompa1'i ons to 
laser saling a1' ' mack. 
Probl ms encolUlt 'red durin" the de\ elopment and optimization 01 th process are highlight. d. 
olutions to plating, Ii. turing, \\ al1)age, \\ eld splatter and cra '\ ed bead prohlems a1' \ pre-
s ented. 
2 , 0 
The trend in mi(;roel ctronic circuit pachlging is to greateJ. comple. ity and large area h ·b rids. 
Th ~iybrids sho\\'n in I i 'UIe 1 and Figurc .2 arc r 'rH'l!S 'ntati\ e 01 this trend. Indicators show 
that the hybrid~ 01 the l!) (J' ~ \\ill l'onsist. 01 a multi 1:1\ t I' ::,ub t.rut ' (Hel. I Ihlll'C 1) or multiple 
substrates (Bei. Fig1.11'C 2) to \\hidl hundred!::> of silicon dr.:\iec~ mUj be altachr.:d . For th hy-
brid shown in l'igure 1 0\ er three hundred de\ ices and 0\ er tl11'e t.housand O. (JO 1 inch dia lH::ter 
wires ar required to omplek the electrical interconne 'tiOI " 1'h(; circuitn in both hybrids 
is housed in a golcllllated* 1'0\ ar ® packagc . 
Figure 1. Data Formatter lJybrid 
Kovar is a registered t.rademark 01 the \\ estinghouse Ucctric Co 11)0 ration for a Fe-! 'i-Co 
composition. 
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I.F. AGC FILTER DETECTOR 
Fi 'ure 2. II ,\.G ' Fi!ter Detedor 
To achic\'e 10116 reliable seniec life and to protect the clrcuitry 01 these large ccmplcx hybrids 
from deleteriolls em ironment sueh as moisture, the package mllst b ' hermetically sealed. 
This paper deals with the ::;caling of these large and odd shapc-'Cl packages to meet the leakage 
rate for hermeUe ::;c:.ds spceUied in :'IIIL-,'TD- :J, :'IIethod 1011. There ar se\'eral methods 
used to achie\e helmetie s':!als and eaeh has Its own ad\antages and di ad\antage (I f. 1 able 1). 
Table 1. ,'caling ComparL:.on for Large Paekages 
Approx. Sealin l ' :'I 1 a ... '.jm Ulll '1ooling 
Capit.al Hate: omponent Cost 
1m. Partb/ 11 r. Temp. (Helath e) H pairabilit . 
de Hesistance 
cam Weldin!'. 131" + G-100 ,> -0 , _I) Lo\\, Yes 
inb'le 'hot 
Resistance :1;)1' + 200-GOO 2;)°C :'Iledi1ll11 • '0 
Laser 2Gl' + IO-GO 100-17:;° , Lo\\' 'le 
Eleciro!1beam :i0!" + :)0-300 ·ro _I) 1Iigh i\la~ Ul' 
rurnac.:e 'older 
Al' e • :;1' 50-GOO :.3000 C :'IIec1illm I\l ay h<.; 
E 
. , 
However, for th larg ar'a h brid~, tho e gr ate r than four squar inches, resista nc weld-
ing using the equipm nt, n at rials and processes de~crilJed herein is highly recommend d. 
The following advantag s are I' alizd with this s aUng system: 
• 
• 
• 
• 
• 
• 
• 
• 
• 
' 0 PI' form n ed d 
Herm tic joint that withstru1Cl he most rigid environmental stresses are produced 
Process ri Ids of !J9 - 100 are achie\ d 
Circuitry is exposed to negligib le process temperatures 
Reliable delidding and reseaHng pro 'edures have been demonstrated 
ontamination potential is minimal 
ealin r of co\er t1ul'kne~~es lip to O.Ul.'j mils is readil, achi \cd 
Packag s hapes may \ a11 rule! ::;izes lip to G b) G inche~ have been succ ssfull ' sealed 
1 TO b ad cracking. 
These far outweigh th following dbaclvantag s : 
• 
Proce is slo\\ 
• 
Equipm nt costs arc high . 
3 . 0 
The total sealing system is :::,hm\l1 in rigure:1. It consi::;t::; 01 a \ aCllUI11 oven atta hed directly 
to a glove box to \\hieh a moisture monitor and an e~it (inter-lol'k) chamb I' i s attached. The 
resi s tance \\' IdeI' i s housed within the glo\ e bo~. 
rigure:3 . Hesistance \\ elCing '\ stem 
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Basically, two types of sea--rn resistance welding machines exist, ac and dc. The dc welder was 
selected because of its great versatility. It has been used to seal packages up to 6.0 inches in 
length and width and lids to 0.015 inch tl1.ick, while the ac welder is limited to 3,0 inches in 
length and width and a lid thickness of 0, 005 inch. 
The Superior Varipulse dc Welder 1 operates on the capacitor discharge, stored energy prin-
ciple, This welder insures reliable repetitive welds at any setting of the output level control, 
regardless of input voltage variations, by regulating the energy level stored in the internal 
capacitor banks, 
The model used, combines the low distortion welding of capacitor discharge with the control-
ability of slope welding through the selection of 12 pulse widths ranging from 0,60 to 7, 00 
milliseconds through a normal impedance weld joint. 
A storage range of 0.30 to 240 watt-seconds is obtained from two stored energy banks provid-
ing a choice of 120 or 240 watt-seconds operating range, each operatable in high or low volt-
age ranges. 
A higbly efficient pulse transformer is connected directly to the weld busses, which eliminates 
the impedance of high-current cables. Design of the welder provides efficient regulation (low 
ripple and extremely accurate voltage regulation). The primary circuitry giving this regulation 
is a two-stage transistorized amplifier which controls a solid-state regulator. No thyratrons 
or other vacuum tubes are used. 
This welder combined with the vacuum oven, dry box and exit chamber allows the hybrid to be 
sealed within a monitored dry (-<30 ppm moisture) environment without exposure of the cir-
cuitry to room environment after vacuum bake out. 
A laser sealing process 2 for sealing the hybrid shown in Figure 2 was developed in parallel 
with this effort and comparisons will be made periodically in this report. One drawback at this 
time is that, with laser sealing, a vent hole is required in the cover which must be subsequently 
solder sealed. This adds extra processing costs and a source of contaminants such as flux alld 
solder splash. 
4.0 ELECTRODE CONFIGURATION AND FIXTURING FOR SPECIAL APPLICATIONS 
The welder is extremely versatile. It may be used for parallel seam welding small packages 
(:s: 3 inches in length and width), but with a linear converter and specially designed electrodes 
and flxturing, it has been used successfully to seal large and irregularly shaped packages such 
as the non-standard one shown in Figure 4. 
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A NO -STANDARD PACKAGE CO F IGURATION 
rigurc 1. A. 'on-standard Package onfiguration 
The close-up view of the ,\ elder shown in Figur ;) shows the electrode configuration and 
package nest us d to seal a pal'kage with an unusual configuration . Th package is 3. 5 inches 
in length and contain :=. mounting lugs and coa.xial cOl1l1ections (s e Figure 5) that defy sealing 
with conventional ledrode configurations. The electrode rides on top of the seal rim and 
must track within ± 0. 003 inch along the length of the package. 
Figure :J . Close-up Yiew 01 Electrode and Welding Fixture 
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TIlls is accomplished using a guide attached to the electrode. The guide fits into a groove in 
the universal mounting fixture. Individual nests are designed to accommodate the package 
peculiarities. The package to be sealed is placed in the appropriate nest. The nest is then 
placed on the universal mounting fixture as shown in Figure 5 and secured in place with sliding 
stops mounted directly into the base of the fixture. The electrode is lowered onto the cover 
and the welding proceeds. 
5.0 PARAMETER DEVELOPMENT AND QUALIFIOATION 
The objective of this process development effort was to achieve reliable hermetic seals using' 
a 0.010 inch thick lid and package configuration similar to the one shown in Figure 4. After 
developing the electrode configuration and fixturing to compensate for the package peculiarities 
as described in Section 4. 0, the process parameters shown in Table 2 were varied to establish 
optimum conditions for sealing. 
Table 2. Parame{;ex Settings for Sealing O. 010tr Thick Kovar Lids 
Weld Parameters Setting 
• 
Weld Overlap 22 Mils 
• 
Feed Rate 60 per Minute 
• 
Electrode Pressure 8 Pounds 
• Weld Energy 120 Watt Seconds 
To begin, an arbitrary electrode pressure of 16 pound'3 was set into the welder and the energy 
level varied until a strong bond was achieved. The size of the resultant spot weld measured 
approximately 0.040 inch in chameter and the spot overlap was then set at 22 mils to give about 
a 50 percent spot overlap producing a continuous seam. The feed rate was varied and 60 welds 
per minute was determined to be the maximum speed atwhlch complete recovery of the power 
supply between welds occurred. Having fixed the spot overlap and feed rate, the pressure and 
energy levels were varied and peel test, temperature measurements and weld deformation were 
used as measurements to obtain a qualified seal with minimum package distortion and internal 
temperatures. The result of this development is recorded in Table 2. Cross-sectional photo-
micrographs were made at the selected parameter settings. 
Figure 6 is a photomicrograph of a seal made at the parameter levels considered optimized. 
Figure 7 represents a comparable optimized laser weld 2• It is interesting to note the difference 
in the nugget formation of the two sealing methods. In both cases the strength of the weld exceed-
ed the strength of the parent metal. Figure 8 shows the result of temperature measurements 
within the package during sealing with both laser2 and the dc resistance welding tecImiques. The 
results show that practically no temperature rise is experienced with the dc resistance welder. 
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Once the seal parameters were established, two "Prime" packagcfl of each unique shape were 
sealed and submitted for qualification as follows: 
• 
• 
• 
• 
• 
• 
• 
• 
• 
• 
• 
• 
• 
• 
• 
• 
• 
• 
• 
Map container flatness (Ref. Figure 9) 
Visual inspection of glass beads 
Weld lUilts 
Visual inspection of weld quality 
Visual inspection of glass beads 
Visual inspection of plating and pin damage 
Map container flatness 
X-ray (Ref. Figure 11) 
Seal test per MIL-STD-883A, Method 1014 A2 and C2 
Visual inspection of glass beads 
Acceleration - 5000 gls. Y1 axis 1 minute duration using modified fixture and standoffs 
Visual inspection of glass beads 
Map case flatness 
Seal test per MIL-STD-883, Method 1014 A2 and C2 
Visual inspection of glass beads 
Temperature cycle MIL-STD-883, Method 1010; Test Condition A - 30 cycles 
Visual inspection of glass beads 
Seal test per MIL-STD-883, Method 1014 A2 and C2 
Remove lids and perform internal inspection for weld splatter and loose particulate 
matter. 
Qualification status was granted the container sealing process after successful completion of 
the inspection and test sequence defined above. 
6.0 REPAIR PROCEDURE 
• 
It was demonstrated that a resistance seam weld which does not produce a hermetic seal can be 
repaired by making a second pass over the original weld. In fact, this procedure is common 
practice in the industry. However, if any changes have to be made to the internal electronic 
circuitry, the cover must be removed and a reseal made. This was accomplished successfully 
on coniormally coated microcircuits as follows: 
• The seal edge of the cover was machined to within O. 001 inch of the seal frame using 
a milling machine such as a Groton Mastermill and an end mill. 
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7.0 
7.1 
A sharp pointed instrument such as a X-acto knife was then used to penetrate the 
cover in one corner of the package and peel it off the package. 
A water soluble maskant was then applied to cover the internal circuitry and the 
remnants removed from the seal frame using a fine grit paper and a Buhler grinder. 
This also provides a flat surface for resealing. 
The maskant was then removed with water and the hybrid assembly spray rinsed with 
isopropyl alcohol and dried. 
A new cover was subsequently welded in place. 
POTENTIAL PROBLEMS 
PLATING 
Packages constructed with metals, such as Kovar and low carbon steel, require protective 
coatings to prevent rusting. The most widely used coatings on microelectronic packages are 
gold and nickel platings. The type and quality of the plating is extremely important. The follow-
ing plating problems were encountered during process development and caused inability to pro-
duce reliable welds: 
Problem 
Weak weld failed 
during pressure 
bombing. 
Unable to produce 
a weld 
Plating peeled and 
weld failed during 
pressure bombing 
Brittle welds 
Cause 
Copper under nickel plate-copper not 
weldable using either laser or re-
SiSU31K'e welding techniques. 
Contaminants in the plating-organics 
and other metals in the plating baths. 
Poor adhesion of the plating to the base 
met.al due to poor surface preparation. 
Hard electroplated nickel-coating pro-
duced a brittle interface which craCk-
ed under 30 psi pressure. 
7,2 PACKAGE DISTORTION 
Corrective Action 
Stripped and re-
plated. 
Stripped and replated 
Use fresh plating 
solutions. 
Stripped and replat-
ed. 
Stripped and replated 
with soft electroless 
nickel plating and gold 
plating. 
Another problem encountered during development of a sealing process for the package shown 
in Figure 4 was pacl<:age distortion. The method used to measure this distortion is shown in 
Figure 9. The fad that many of the packages measure 0.007 to 0.009 inch out of flatness 
after seali..ng caused som~ concern as to the stresses imparted to the ceramic substrates 
within the package. All attempts at resolving this problem tf.rough changes to the sealing 
process were f':lti1e_ <jome of the changes investigated were: 
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• 
• 
• 
• 
Bolting down package during welding 
Changing direction and sequence of welding 
Reduction in lid thickness 
Lowering the electrode pressure. 
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I I I 
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Figure 9. Mapping of Package Flatness Before and After Sealing 
Since similar and even greater distortions were also encountered with laser sealed units, it 
was concluded that the problem was due to structural modification of the Kovar by a;k~ ing 
u 
with the lid and case coatings which caused built in stresses. Figure 10 summarizes this ex-
planation. The design of the package was found to be sensitive to small loads and temperatures. 
To produce distortions of the order observed it required local point loads of 1 to 2 pounds or a 
temperature gradient of 230 0 to OOC over the wall depth. The following design changes were 
made to resolve this problem: 
• 
Increased wall thiclmess from O. 040 to O. 060 inch 
• 
Added an internal lateral rib to improve the torsional rigidity. 
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7 . 3 \\ 'ELD PLATTER 
A weld splatter problem occurred on sey ral units. This is shown dramatically in a routine 
X-ray of a s al d unit, R f. Figur 11. ening th packa e onfirmed th splatter as seen 
in F igure 12 . Th problem occurred early in th production start up and was determin d to 
be the result of improp r electrode alignment and a 'hot" weld s hedule. The electrod was 
mistaJ<enly pOSition d to track along th inn r dge of the pa kage wall . l\[ovem nt of the 
electrode to the out. r dge to allow .;.;pulsion to be directed to the out ide of the package 
coupled with a slight decreas in weld energy resolved this problem. 
f4 
Figure 11. X-ray of al d Hybrid howing \\ eld platter 
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The following I' commendations are made as a result of this e. perience: 
• 
• 
• 
• 
• 
7.4 
. al as lose t.o the out.er edge of t.he package as possible. This is automatically 
absur d in most rt:::,btan \\ eid salin operation!:>. 
se the minimum presr:;ure and weld en rg} nece sal' for a reliable seal. 
\\'here possibl , us st pped lids \vhich act as a barrier to pre\ ent expubed 
mat. rial from entering the package . 
se .x -ray as a routine tool for spotting w ld splatter. 
Provid the :\lanufa turing l:.ngin er with sulficient. material to de\ elop ru1 optimum 
\\' ld schedul . 
eRA KED BL\D 
l' arly stre!:>s-lree glass-to-metal , eals 100('1 p i residual ten!:>ile stres in '.h glass) Crul 
be produced with annealed 1"0\ at' and 70;)2 boro ili 'ate gla b. This stre::;s ir:; ufficiel tl) 10\' 
to insure ire c10m from cracking in the bead for a properly c1er:;igncd !:> aI, ruld it should ex-
hibit. long tim dependable perfOnnalH.!e (without rack formation) e\ en wlder conditions of high 
humidity ru1d temp rature cycling . 
Four potential causeb of the crael s in th e glas beads during package faJJrication ba\ eben 
identified. These ar (a) too rapid a cooling rate a.1 er the bead fusion or r:;ealil ~ operation, 
0)) extensi\e flo\\ and meniscusing 01 the ,lass along the lead \\lre, (c) attacl on Md under-
cutting of the glass bead by the acids used to prepare tlw 1II0duk cases lor gold plnlll1b, and 
(d) improper glass bead desi!-,ll (1: l. rigurc 1:':) . 
A very important metallurgical characteristic 101' good glas -to-metal ::;ealing is the con roll-
ed oxidation of t.h Ko\ ar 8uriaces. Bond strength, adherence and the abilit) to bond without 
pres ure are enhanced bj accomp1i!:;hing th seal through all intermediate 'To\ ar o,'ide" \\hich 
c 
mm 
is primarily a mixture of iron oxides. This oxide is both adherent to the Kovar and soluble in 
the glass and its expansion coefficient is sufficiently compatible with both. Figure 14 indicates 
schematically the transition of Kovar to glass in a good seal. 
G 
BOROSILICATE 
GLASS BEAD 
A 11< B REPRESENT POTENTIAL STRESS POINTS FOR INITIATION OF CRACKS 
Figure 13. Schematic Cross-Section of Glass-to-Metal Seal 
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Figure 14. Transition Interface Between Kovar and 
Glass in Glass-to-Metal Seals 
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While most of the bead cracking problems were attributed to flaws in the package manufacture, 
deep weld penetrations, such as laser welds, too close to the beads and excessive distortion 
of the package walls due to poor package design and/or excessive electrode pressure and weld 
energy may also result in bead cracking. 
~ 
It is recommended that a package wall thickness of ~ O. 040 inch and bead location ~ O. 040 inch 
below the sealing surface be employed in packages to be weld sealed. Bead cracking problems 
due to the sealing process are easily resolved providing a good package design and properly con-
structed package are supplied. 
8.0 PERFORMANCE 
As can be seen from the data summarized in Table 3, the performance of this system to date 
has been outstanding. With the ability to repair leakers, a 100% yield is achieved. 
9.0 
• 
• 
• 
• 
Table 3. Performance to Date 
• 
Hybrids Sealed 110 
• 
Seals Passed Environmental Tests 104 
• 
Seals Passed After Touch-Up Seal 110 
• 
Hybrids Delidded and Resealed 9 
• 
Seals Passed After Delid and Reseal 9 
SUMMARY AND CONCLUSIONS 
A reliable system for sealing large and irregularly shaped microcircuit enclosures 
using a dc resistance welder has been demonstrated. 
Yields of 100% for seals that meet the hermeticity requirements of MIL-STD-883 are 
attainable with minimal reweld. 
Component temperatures remain low (c::: 100oF) during the sealing process. 
Reliable delidding and resealing processes for conformally coated hybrids have 
been developed and demonstrated. 
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METHODS FOR MEASURING PLATING THICKNESSES 
ON TAB LEAD FRAMES 
by 
Michael P ~ Hagen 
Honeywell Avionics Division 
St. Petersburg, Florida 33733 
ABSTRACT 
Plating three layer tape lead frames, used for Tape Automated Bonding (TAB), 
offers a challenge to the electroplater because of non-uniform topography. 
Each lead frame contains large (typically. 05 x . 05 inch) flat test pads 
located around the perimeter of the frame. These test pads are electrically 
connected to the bondable lead frame fingers which extend into an area in the 
center of the frame called the feature hole. The feature hole exposes these 
fingers to plating on all sides, while the test pads are exposed on only one side. 
In addition, the fingers are small in cross section (typically. 003 x . 0015 
inches). Recent thickness measurements indicate that plating around the lead 
frame fingers is nearly twice as thick as that on test pad areas. Procedures 
and equipment have been developed for measuring the thickness of the deposited 
material. Discussion is centered on the data obtained using the various 
measurement techniques and equipment. 
iii 
,c » 
INTRODU(f'TION 
A major step toward automated assembly of l¥brid microcircuits can be 
accomplished by Tape Automated Bonding. 1, For several years TAB has 
been used by I. C. manufacturers to cut production costs, but recently there 
has been considerable interest in TAB from the standpoint of increased reliability. 
Thermocompression bonding of 1. C. chips to gold plated lead frames on tape 
may be used to increase bond reliability for military applications. 3, 4 
Verificahon of plating thickness then becomes an important parameter. The 
thickness of electro-deposited metal is predicted using Faraday's Law which 
states: "The weight of an element liberated at an electrode is directly proportional 
to the quantity of electricity passed~''lrough the system". Metals, however. do 
not deposH uniformly over a non-uniform topography. Rather, they tend to deposit 
at higher rates on peaks due to high local electric fields and lower rates on adjacent 
larger plana!." surfaces. The TAB lead frame is an example of non-uniform topography 
(see Figure 1). Figure 2 contains sections of the lead frame and shows the non-
uniformity encountered in electroplating. 
Each lead frame contains large (typically. 05 x .05 inch) flat test pads located 
around the perimeter of the frame. These test pads are electrically connected 
to the bondable lead frame fingers which extend into an area in the center of the 
frame called the feature hole. The feature hold exposes these fingers to plating 
on all sides, while the test pads are exposed on only one side. In addition, the 
fingers are small in cross section (typically. 003 x .0015 inches). Since the lead 
frame fingers are the active parts used in the TAB operation, they are the parts 
which must be measured for plating thickness. The purpose of this pa.per is 
to describe methods and the corresponding results obtained for plated lead 
frame thickness measurements. 
EVALUATION 
The plating thicknesses evaluations compared the following conditions: 
1. Between lead frame fingers and test pads on a lead frame. 
2. Between different lead frames (i. e., frames of different patterns 
and areas). 
3. Between lead frame fingers and test coupons (i. e., rapid process control 
feedback). 
4. Between the theoretically predictable nominal and the actual gold 
plating thickness. 
IS. M. Stuhlbarg, "Interconnect Metallization for Automated Bonding", AIME 
Electronics, June 1976-
2C. Burns, A. Keizer and M. Toner, "Beam Tape Automated Assembly of 
Dips", Nepcon/West, 1975 
3 R. G. Osw~ld and W. R. Rodrigues de Miranda, "Application of Tape Chip 
Carner Technology to Hybrid Microcircuits i', Solid State Tech. 20, 3 (1977) 
Montante, W. R. Rodrigues de Miranda and R. Oswald, "Wafer Bumping for 
Tape Automated Bonding", To be PUblished ISHM 1977, Baltimore Md. 
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The nominal gold plating thickness selected was to be 100 micro-inches. This 
thickness was chosen to yield a suitable gold deposit for thermocompression 
bonding the lead frame to soft gold bumps on the 1. C. chip. 
SAMPLE PLATING 
Samples were first cleaned using methods similar to those used to clean 
conventional printed circuit boards. This included a 5 minute immersion in 
Neutraclean 68 5 followed by a 15 second dip in Actane6 and finally 30 seconds in 
25% sulfuric acid. A 3 stage cascade deionized water rinse was done between each 
of the above cleaning steps. The copper surfaces were then activated with a gold 
strike from an Aurobond TN7 plating solution and rinsed. All samples were 
plated in a Temperex HD 7 gold plating bath. A pH of 4.25 + O. 25 and specific 
gravity of 1. 14 + O. 06 was maintained throughout the investigation. The 
temperature of the bath was 700 C and a plating current density of 4 amps 
per square foot was used to deposit the softest gold possible. This was done 
to enhance thern:lOcompression bonding. Finally, the samples were rinsed as 
above and blown dry with dry nitrogen. 
Careful handling of the lead frames becomes an important consideration during 
the cleaning and plating stages of this process because of their fragile 
nature. 
A lead frame plating fixture was designed that holds three six-frame strips. 
This fixture provides protection during processing and also flattens the lead 
frame strips so uniform processing can be achieved. This fixture also made 
the use of test coupons possible. Test coupons are commonly used in the plating 
industry to substitute a platable substrate material for production parts. T&>ting 
deposited material can then be done without destruction of production hardware. 
MEASUREMENT METHODS 
Three measurement methods wer\~ evaluated, one of which was to be selected as a 
process control. In addition, the three methods were evaluated to determine which 
best showed the differences in plating rates associated with topographical variations 
in the base material. 
5Shipley Co., Newton, Mass. 02162 
6Enthone Inc., New Haven, Conn. 06508 
70xymetals Ind. Corp. , Nutley, NJ 07110 
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The three methods were: 
1. Microscopic det~rmination of potted and sectioned samples using 
a metallograph. U 
2. Physical determination of step height on a masked test coupon using 
a stylus profilometer. 9 
3. Microscopic determination of a step on a masked lead frame finger. 
These methods shall now be described in detail. 
SAMPLE PREPARATION 
Samples were prepared for measurement on the metallograph. Cleaning 
and plating was followed by a standard epoxy potting and polishing method. This 
resulted in transverse and longitudinai sections through the lead frame fingers 
and longitudinal sections through the test pads. 
Another sample was prepared for measurement on a microscope. The tips 
of the lead frame fingers were masked with platers lacquer 10 then cleaned 
and plated as above. The lacquer was stripped off the fingers with acetone leaving 
a visible step from the copre r up to the gold. 
Three types of test coupons were prepared: copper clad polyimide sheet, alumina 
sputter coated with gold and glass sputter coated with gold. A portion of each 
of these samples was masked with O. 1 square inches of tape 11, then cleaned 
and plated as above. When the tape masking was removed a step in the plating resulted 
which was measured with a stylus profilometer. In this case, the plating thickness 
was measured on the test coupons and compared to that on lead frames. 
MEASUREMENTS AND RESULTS 
This evaluation revealed the average plating thickness around the narrow lead frame 
fingers was nearly twice as thick as that on the test pads, 128 micro inches versus 86 
micro inches. Also, the average plating thickness on the lead frame fingers is 
about 30% thicker than original calculations indicated, 128 micro inches versus 
100 micro inches. (See Figure 4 and Table 1). This can be accounted for by 
variations in throwing power of the plating solution due to variations in electrical 
field strengths associated with non-uniform substrate topography. 
8MeF, Riechart, Austria 
9Dektak, Sloan Technology Corp., Santa Barbara, CA 93103 
10Microshield, Michigan Chrome and Chern., Detroit, Mich, 48213 
llElectrical, Scotch Brand. (Red), 3M Co., St. Paul, Minn. 55101 
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Masking the lead frame fingers with platers lacquer (Figure 3) resulted in a ridge 
of plated gold at the edge of the microshield which distorted the plated step. 
The distortion made thickness measurements inaccurate and unusable for this 
evaluation. 
Cop:p=r clad polyimide and alumina test coupons were not flat enough for accurate 
and repeatable determination of plating thickness, with a profilometer, as shown 
in Figures 5 and 6. The glass slide (Figure 7) was very flat and repeatable 
measurements could be made. However, very poor coorelation existed between 
thickness measurements made on test coupons and that made on lead frame fingers. 
Average plating thickness on test coupons was 55 micro inches compared to an 
average of 128 micro inches on lead frame fingers. (See Figure 4 and Table 2), 
The potting and sectioning approach, while being the mos t time consuming, 
was also the most accurate and repeatable compared to the predicted nominal 
plating thickness and to the test coupon technique (See Table 2 and Figure 4). 
Table 2 shows good repeatability between the 5 lead frame types. 
CONCLUSION 
The preferred method of plating thickness measurement on lead frames, as 
born out by this evaluation, is the sectioning and metallograph apprbach. The 
lead frame fingers are the active elements used for thermocompres&1ion tanding 
and must therefore be accurately electroplated. It was shown from the 
data that significant differences existed in plating thickness measured on the 
fingers and test pads. Since sectioning the fingers is a destructive test it must 
be limited to samples on a lot basis for plating process control. In summary, 
the primary plating process controls are: plating solution temperature, pH, gold 
content, specific gravity and plating current. The primary process controls when 
used in conjunction with the preferred method of plating thickness measurement 
will ultimately result in repeatable Tape Automated Bonded assemblies. 
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TABLE 1. PLATING THICKNESS SAMPLES 
Plating Thickness (x 10-6 inches) 
Sample Lead Fingers Test Pad 
Number Frame No. L.S. I T.S. L.S. 
1 8087 122, 115 
2 8090 140, 154 
3 8086 111, 143 
4 8086 125, 107 
5 8087 122, 104 
6 8096 118, 115 97 
7 8088 168, 154 75 
Average Plating 
Thickness 129 
(x 10-6 Inches) 
127 86 
TABLE 2. PLATING THICKNESS ON VARIOUS 
BASE MATERIALS 
,c p 
Gold Plating Average Plating 
Thickness Thickness 
Sample Base Material (x 10-6 I nches) (x 10-6 Inches) 
8 Copper Clad Polymide 60 
9 
10 
1-7 
'4 
Gold Sputtered on 
Aluminum 
Gold Sputtered on Glass 
60 55 
46 
Average Lead Frame --------.~ 128 
116 
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LASER DRILLING OF VIAS IN DIELECTRIC FOR 
HIGH DENSITY MULTILAYER LSHI THICK FILM CIRCUITS 
T. COCCA 
S. DA.KESIAN 
RAYTHEON COMPANY 
WEST ANDOVER, MA. 01810 
Introduction 
A high density multi-level thick film digital microcircuit, 
used for large scale integration, is being designed by Raytheon. 
This circuit employs 4 mil lines, 4 mil spaces and requires 4 
mil diameter vias. Present screened and fired thick film 
technology is limited on a production basis to 16 mil square 
r vias. This paper describes a process whereby 4 mil diameter 
vias can be fabricated in production using laser technology. 
Experimental Objectives 
a. General - Provide a process to produce 4 mil diameter 
vias for conductor patterns which have 4 mil lines 
and 4 mil spacings. 
b. Specific - Determine the feasibility of utilizing 
laser technology to produce 4 mil diameter vias. 
Discussion 
A via is an electrically conducting path, used in multi-level 
circuit fabrication, to connect two conducting levels which would 
otherwise be electrically isolated by dielectric material. 
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conventional vias are produced by printing thick film 
dielectric pastes, through a screen, over conductor layers. This 
process, for producing 4 mil diameter vias, is handicapped or 
limited by the material's properties. In order to print small 
vias and prevent them from closing during printing or firing, 
certain thixotropic properties are required for the thick film 
paste and certain viscosities are required at the firing tempera-
tures. If the paste viscosity satisfies the requirement of 
maintaining a small via (4 mil diametc~), it might also prevent 
trapped air bubbles from escaping resulting in pin holes. 
Viscosity at the firing temperatures suffers the same dilemma. 
Therefore, if the dielectric material could be blanket coated, 
one could more easily attain a dielectric free of pin holes . 
.-
I 
The 4 mil vias could be subsequently formed by an etch process 
(chemical or laser). This approach was investigated at Raytheon 
and the laser etching technique proved to be more feasible than 
chemical etchback. 
The key to laser etching of vias for multi-level circuits 
is a process whereby the dielectric material is easily vaporized 
but the underlying gold is not. The factors controlling this 
process are the need to: 
. a. Print as uniform a thickness of dielectric as 
possible. 
b. Provide consistent laser energy for each pulse. 
c. control the level of laser energy such that it 
is sufficient to vaporize all the dielectric but 
not enough to vaporize any significant amount of 
the underlying gold. 
124 
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The dielectric used is Dupont's 9865 (Black). 
The following are some of the material properties of the 
dielectric: 
a. Composition and approximate concentrations 
1) Barium and Silicon Oxides - 30% by wt. each 
2) Titanium, Aluminum and Zinc Oxides 10% by wt. each 
3) The remaining 10% contain Iron, Chromium, Cobalt 
& Calcium as oxides. 
NOTE: The Iron compound provides the black pigment 
It has a spinal structure. The basic 
formula is Fe 304 with Co and Cr substituting 
in the crystal lattice for Fe+2 and Fe+3 
respectively. 
b. The absorption of the 1.06 micron wavelength 
radiation is efficient due to the presence of 
the black pigment. 
c. Thermodynamic Information. 
Since the high temperature chemistry of Dupont's 
9865 dielectric is not known, a crude estimate of 
100,000 cal/mole was used as the heat of vaporization. 
The underlying conductor is fritless gold. The following are 
some of the material properties: 
a. Gold is reflective to the YAG laser radiation. 
b. Gold has very good thermal conductivity. 
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c. Thermodynamic Information. 
Melting Point = l336 0 K 
Boiling Point = 2933 0 K 
Heat of Fusion = 3,030 cal/mole 
Heat of vaporization = 74,200 cal/mole 
Heat capacity = 5.66 + 1.24 x -3 10 T up to l336 0 K 
Estimated Energy to vaporize one mole of gold = 87,000 cal 
(The heat capacity formula, which is valid only up to 
o 0 1336 K, was used for the temperature of 2933 K) . 
A Raypak digital microcircuit was used as the experimental 
vehicle to prove feasibility of laser etching of the dielectric 
material. The circuit has two conductor levels insulated with a 
dielectric and has thirty-six 'lias. 
Blanket coats of Dupont's 9865 black dielectric were screen 
printed on conductor patterns of fritless gold. High quality 
substrates, lapped flat and parallel, were used to insure uniform 
thickness. Samples were laser etched such that 1 pulse would 
create 1 via. This pulse required less than 50 millijoules of 
energy. The focal point of the laser was .5 rom above the work 
plane so that the power density diminished as the beam penetrated 
(Figure 1). The height of the focal point above the work plane 
was not fully optimized but was satisfactory for the power settings 
used. Once the laser energy output is adjusted so that each 
pulse completely etches 1 hole (via), the etching is consistent 
and uniform for that particular lot of material and dielectric 
thickness. 
lAmerican Institute of Physics Handbook - Contributing Editors, 
McGraw-Hill Book Company, Inc. 1957 - Section Table 4-130 thru 4-159. 
2Wicks, G.E. & Block, F.E. - ThermOdynamic Properties of 65 Elements -
Their Oxides, Halides, Carbides, Nitrides - Bureau of Mines Bulletin 
605, 1963 
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A crude calculation of the energy required to remove the 
volume of a 4 mil diameter via of dielectric material was 5 
mi11ijou1es. The calculated energy to remove the underlying 
gold at the via site is 4 mi11ijou1es. However, the actual 
energy generated by the laser beam for producing a via was 42 
to 47 millijou1es. Energies under 42 mi11ijou1es did not remove 
enough dielectric and energies over 47 mi11ijou1es removed too 
much underlying gold. This energy is measured with a calorimeter, 
Model No. 100, Thermopile, Harden Company. 
These empirical results show that 10 times 'more energy 
must be supplied by the laser than is indicated by the ca1cu1a-
tions. This information implies that the calculations are off 
by an order of magnitude or that only 10% of the laser energy 
is absorbed by the material. Further work needs to be done in 
this area. In the meantime, the laser settings must be arrived 
at by empirical means. 
Description of the Process 
The following is a brief description of the process used to 
prove the feasibility of laser etching as a means of producing 
4 mil diameter vias. 
c ' 
a. A blanket coat of frit1ess gold Electro-Oxide 
6980 was screened on a lapped substrate and fired. 
The thickness of the underlying gold was 5-7 
microns approximately one half of the usual 
thickness to simulate a worst case situation. 
Thus with ,the normal 12 to 15 microns of gold there 
would be at least a 5 micron safety factor during 
laser etching. 
i27 
• 
~m. 
----~--~--~----------------~ .. --pp--------------~.Q£~----~ 
Page 6 
b. The gold conductor was etched using conventional 
chemical etch back techniques. 
c. Dielectric (Dupont No. 9865) was screen printed 
using special artwork. The artwork provides 
blanket coating except for very large via areas. 
Two screen printings were used with separate firing. 
d. The vias were then laser etched using a Pulsed 
YAG laser. A laser with a programmable beam 
positioner would be used for production. 
e. The top conductor gold Dupont 9791 was screen 
printed and fired. 
f. Finally, the collar glass was screen printed and 
fired. 
See Figures 2 and 3. 
units processed were then electrically tested for continuity 
and isolation; all passed. One substrate was assembled with three 
(3) beam leaded sixty (60) gate arrays. The assembly passed all 
electrical tests prescribed for a conventionally processed unit. 
A magnified view at the vicinity of the beam lead site is 
shown in Figure 4 with the standard 16 mil square via holes. 
Exactly the same area is shown in Figure 5 with the laser etched 
4 mil dia via holes. Note that the 4 mil lines at the beam lead 
site are approximately equal to the diameter of the via holes. 
A cross-section was made of a via and shows continuity of 
the two conducting layers (Figure 6). 
A Scanning Electron Micrograph of a via hole was examined and 
shows melting of the dielectric at the via walls (Figure 7). 
1.28 
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Conclusion 
It has been proven that laser etching can be used as a 
powerful manufacturing tool to create vias for high density 
multi-level circuits. The 4 mil diameter vias produced by laser 
etching are approximately 1/20 the area of the 16 mil square vias 
presently in production. 
It is recognized that much more work needs to be done to 
improve the laser energy absorbing characteristics of the 
dielectric material without compromising it's high quality. Also, 
a better understanding of laser etching is in order. 
NOTE: The "laser etching" process for producing vias 
in'multi-level circuits is patent pending. 
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Society for Hybrid Microelectronics (ISHM) Conference on Micro-
electronics for the Nineteen Ei~hties to be held at Marshall Space 
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SENSITIVITIES OF PARTICLE IMPACT NOISE DETECTION 
by 
F. Z. Keister S. V. Caruso 
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Hughes Aircraft Company 
Cul Ver Ci ty, CA 
National Aeronautics & Space Administration 
Marshall Space Flight Center, AL 
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INTRODUCTION 
This paper describes the results of a study which Hughes Aircraft Company 
did for NASA/MSFC* on Particle Impact Noise Detection, commonly referred 
to as PIND testing. The main objective of this program was to determine 
certain sensitivities of PIND testing as applicable to hybrid micro-
circuits. Other objectives included: (1) evaluate techniques for re-
moving particles from sealed hybrid packages; and (2) to look into methods 
for freeing particles which have become trapped or hung up inside the 
hybrid package and therefore give no PIND test response. 
WHY PIND TEST? 
OVer the past several years, it has been recognized that particulate con-
tamination in the form of loose particles has been responsible for a sub-
stantial number of failures in hybrid microcircuits. A recent study at 
Hughes revealed that loose conductive particles cause about one of every 
six failures in military hybrid circuits. Most of these failures are due 
to gold and solder particles resulting from wire bonding, and sealing of 
packages. 
PIND testing has gained widespread acceptance as a method for detecting 
these loose particles. 
Another solution to the particle problem has been to surface coat the 
microcircuit with an organic, such as Parylene, silicone, or epoxy. 
Some coatings have disadvantages, such as long-term degradation, purity 
control, masking, rework, and mechanical stresses on wire bonds. Other 
particle detection methods include vibration, X-ray, and monitored shock. 
None of these are as practical or effective as PIND testing. 
*NASA Contract No. NAS 8-30876, liThe Use of Particle Impact Noise Detection 
for Contamination Control in Hybrid t~icroelectronic Modules", (April 1977). 
140 
• 
me 
,c p 
r------------------, 
I I 
i HUGHES i 
I I L __________________ J 
HUOHE, AllltCIIt"'-T CO"~AN'" 
WHAT IS PIND TESTING? 
It is a low level vibration technique (usually 30 to 60 Hz at 5 to 20 G) 
in which loose particles are detected by giving off ultrasonic noise 
emissions due to particle collisions within a vibrated package. The 
system consists of a transducer, shaker, driver, a scope for a visual di?play 
of particle noise, and an amplifier/speaker so that particle noise can also 
be heard. See Figure 1. 
PACKAGES USED IN STUDY 
Figure 2 shows the five hybrid package types and covers used in this study. 
These were the: 
l" X 2" ceramic flatpack 
I" x I" metal butterfly packages with three cover types 
1" x I" metal platform package 
5/8" x 5/8" metal butterfly package 
TO-8 header 
These packages all differ in internal volume, internal height, and weight. 
During the program, the packages were seeded by carefully placing a small 
particle of known size and weight inside the package and then hermetically 
sealing on the cover in a dry nitrogen atmosphere. 
There were many types of particles used in this study to seed the packages. 
The primary particle types were gold balls and wire, aluminum balls and wire 
solder balls, and silicon chips, since these are the materials normally 
found in hybrid packages which are known to have caused failures. Ball 
diameters ranged in size from I-mil up to 10-mils. 
PIND TEST SYSTEMS USED 
Three different PIND test systems were used in this study, Figure 3 shows 
one of these systems consisting of a Dunegan/Endevco Loose Particle Detector 
(LPD), Loose Particle Shaker (LPS), os~111oscope, mini-shaker, transducer, 
and a switch for an abrupt shaker turn on and off. 
WHICH ATTACHMENT MEDIUM IS BEST FOR MOUNTING PACKAGES ON THE PIN TEST 
TRANSDUCER? 
Two viscous couplants and two double-backed tapes were evaluated. The tapes 
had better peel strengths and were less messy to use; however, the viscous 
couplants were superior acoustically. Although the difference is slight, a 
water-soluble viscous couplant was judged the best. 
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CAN vJE PIND TEST LARGE HYBRID PACKAGES? 
Yes, we can. Two large packages were tested. One was a 211 x 311 package 
weighing 60 grams. A 4-mil diameter gold ball could be detected at 40Hz/4G. 
The other package was 311 diameter, weighing 80 grams. A small solder ball 
was detected at 40 Hz/3G in this package. 
HOW SMALL A PARTICLE CAN BE DETECTED BY PIND TESTING? 
Particles weighing less than 0.1 microgram were detected. The smallest 
particle weighed 0.085 microgram. Gold particles slightly less than 
I-mil in diameter could also be detected. 
However, these size particles were not detected easily nor consistently. 
EVen gold balls as large as 5-mil diameter could not be detected 100 percent 
of the time because of their tendency to hang up. The larger and heavier 
the particle, the easier it is to detect. 
CAN WE DETECT MULTIPLE PARTICLES IN A SINGLE PACKAGE? 
Tests were conducted to see if an operator could tell by PIND testing whether 
a package contains only one particle or several particles. Identical pack-
ages were seeded with from one to four small gold balls. There was a slight 
difference in the noise response between those packages containing one and 
four balls. However, the answer to the question is still IIno", since a 
single particle would give as loud a PIND test signal as several smaller 
particles of equal total mass. 
CAN PIND TESTING DISTINGUISH BETWEEN CONDUCTIVE AND NONCONOUCTIVE PARTICLES? 
If we knew that the particle inside the package was only nonconductive and 
harmless, it would not be necessary to reject it. In this study comparisons 
were made between gold balls and epoxy particles and between solder balls 
and ceramic chips. Because of the similarities of the oscilloscope noise 
signals and the similarities of the audible responses, it was not possible 
to tell the difference between packages containing conductive and non-con-
ductive particles. 
IS PIND TESTING SENSITIVE TO PARTICLE SHAPE? 
The answer is "yes". Some packages were seeded with balls and some with cylin-
drical-shaped particles having equal weights and of the same materials (gold 
and aluminum). It was found that a sphere was more easily detected by PIND 
testing than a wire of equal mass. 
IS PIND TESTING SENSITIVE TO THE PACKAGE COVER MATERIAL? 
The answer to this question is "no". Packages were seeded with small gold 
balls and then sealed by ~sing both Kovar and ceramic covers. There was no 
significant difference in the PIND test response. 
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IS rIND TESTING SENSITIVE TO CHIPS AND WIRE BONDS INSIDE THE PACKAGE? 
ThEI an'iwer is IInoli. Different hybri d package types were prepared with 
as!3emb 1 ed substrates ins i de whil e other packages were empty. These 
p~ckages were seeded with different types of particles, sealed, and 
then PIND tested. Figure 4 shows the appearance of some typical assembled 
and empty hybrid packages. For all practical purposes, the PIND test 
responses were identical regardless of whether the package was empty or 
loaded with chips and wire bonds. 
IS PIND TESTING SENSITIVE TO THE PACKAGE SEALING METHOD? 
Again the answer to this question is IInoli. Three different sealing methods 
were compared. These were soldering, parallel seam welding, and adhesive 
sealing. For this evaluation, identical packages were each seeded with a 
small particle and then each was sealed differently. The PIND test re-
sults showed no significant difference in loose particle response regardless 
of the sealing method used. 
IS PIND TESTING SENSITIVE TO THE TYPE OF SUBSTRATE METALIZATION? 
Thick film and thin film substrates were placed in identical packages. 
Pairs of these packages were then seeded with particles, sealed, and PIND 
tested. The same. PIND test response was obtained whether the substrate 
was metallized by thick or thin film techniques or was unmetallized. 
IS PIND TESTING SENSITIVE TO DIFFERENT PIND TEST EQUIPMENTS? 
To answer this question, three different PIND test equipments were used 
to test a variety of seeded packages at identical frequencic', /'nd G-levels. 
These were all basically Dunegan systems with different shak0rs, scopes, and 
shaker drivers. There was a close correlation between the three PIND test 
systems in their ability to detect small and'large particles. Small par-
ticles which were hard to detect on one system were just as hard to detect 
on another system. However, if the PIND test systems differed substantially 
in their sensitivities (i .e., signal-to-noise ratio), there was a signi-
ficant difference in their reject rate. The less sensitive system would 
consistently pass particle-containing packages because the particle noise 
was below the system1s threshold level. 
IS PIND TESTING OPERATOR DEPENDENT? 
The answer to this question is lIyes li • Seeded packages were given to six 
different operators to PIND test. Their success ranged from 78 percent 
correct to 100 percent correct. The largest problems that operators have 
are: (1) detecting trapped particles, and (2) misinterpreting equipment 
noise for a particle noise burst (thus rejecting a good package). The 
more experienced an operator becomes, the less likely it is that he will 
reject good packages or pass bad ones. 
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IS THERE A PREFERRED PACKAGE ORIENTATION ON THE PIN TEST TRANSDUCER? 
Yes, there is. Tests with packages mounted both "lid-up" and "lid-down" 
on the PIND tester showed that the lid-up position produced the best PIND 
test response regardless of the package type or particle type. However, 
the lid-up position is sometimes inconvenient for packages with leads 
protruding from the bottom and the difference in PIND test response is not 
that great. 
IS PIND TESTING SENSITIVE TO THE PACKAGE TYPE? 
Tests with five different package types and seven different particle 
types showed that PIND testing was sensitive to the package type. Of 
the five package types evaluated in this study, the best PIND test responses 
occurred with the 1" x 2" ceramic flatpacks. Particles became more easily 
trapped in the 5/8 11 square butterfly package. 
IS PIND TESTING SENSITIVE TO THE PARTICLE TYP~? 
The answer here is "yes", Seven different particle types were used. PIND 
testing was found to be sensitive to particle material. weight, and size, 
The heavier particle will give a more prominant response, even though of the 
same size as another particle of lesser mass. The smaller and lighter 
particles gave the faintest responses and also hung up more readily. 
REMOVING PARTICLES FROM SEALED PACKAGES 
Part of this NASA study was concerned with an evaluation of a method for 
removing particles from sealed packages once these particles had been detected 
by the PIND test. It was required that the particle be removed and the pack-
age resealed. Removal was done through a hole in the cover. 
The best method found for piercing the package cover (as opposed to complete 
cover removal) was to punch a 40-mil diameter hole in a corner of the cover 
using an arbor press, as shown in Figure 5. Hole punching must be done 
carefully to avoid introducing additional particles into the hybrid. 
Once the hole is punched, the particle is captured by placing a piece of 
adhesive-backed tape over the hole and then bouncing the particle through the 
hole and onto the tape by vibrating the package lid down on the PIND tester 
for a few seconds. Particle retrieval was shown to be about 99 percent 
effecti ve, -
RESEALING THE HOLE IN THE COVER 
Once the particle is retrieved, the hole in the cov~r must be resealed. The 
best method found was to use the tip of a soldering iron to wipe solder over 
144 
,,4th. $ ilji IS.= 
.. 
u ... 
s·: 
Ie p 
r------------------, 
I I 
: HUGHES 1 
I I L __________________ J 
WUGHtS A'''C''Af'T CO .. PAHY 
the hole. This is done in dry nitrogen without flux. Figure 6 shows the 
appearance of two packages with their holes resealed. As with hole punchin9, 
resealing must be done carefully to avoid introducing additional particles. 
FREEING TRAPPED PARTICLES 
Another por'tion of this program dealt with freeing trapped particles inside 
hybrid packages. Particles may become trapped before PIND testing or they 
may hang up after a few milliseconds of vibration. In either case, if the 
trapped particle goes undetected it may become loose later on and cause a 
fail ure. 
WHERE DO PARTICLES GET TRAPPED? 
By the use of X-rays, seeded packages with glass covers, and by carefully 
removing covers from seeded packages. it was found that particles could 
hang up almost any place. A favorite place is between the substrate and 
the package wall. It is rare that a particle or wire end becomes trapped 
beneath a chip or wire bond. 
WHICH PARTICLES ARE TRAPPED MOST EASILY? 
Of the many different particle types tried in this program, the smallest 
and lightest (in weight) particles would hang up more frequently than 
others. Aluminum was a particularly bad material. Based on almost 
200 tests, 52 percent of the seeded packages contained particles which were 
initially trapped and fai1ed to give an initial PIND test response unless 
special shocking methods were used to free the particle. 
HOW CAN WE FREE TRAPPED PARTICLES? 
During this program, approximately 30 different methods were evaluated for 
freeing trapped particles. Of these the best methods found were those 
involving some sort of mechanical impact shock. Two small tools were used 
during this program to impart low-level shocks to hybrid packages. These 
are shown in Figure 7. 
PRESHOCK TOOL 
One of these tools is a preshock tool. It;s used to shock the package just 
prior to PIND testing. As shown in Figure 8, the package is attached to the 
pendulum arm with double-backed tape and allowed to fall two or three times 
impacting the edge of the package on the bench top with a G-level from 1500 
to 4000 G depending on the package type. By itself, this tool was shown to 
be 77-87 percent effective in freeing trapped particles. 
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COSHOCK TOOL 
The other tool was a coshock tool and is used to tap the hybrid package 
wh;le it is vibrating on the PIND tester. Figure 9 shows this tool being 
used. A free-sliding plunger imparts a shock of from 300 to 2500 GiS to the 
package depending on the plunger material and package type. 
For optimum results, both tools must be used - first a preshock if needed 
and then a coshock, if needed. Together their efficiency was found to be 
from 90 - 95 percent in freeing tr~pped particles of all types. 
ARE THESE TOOLS SAFE TO USE? 
Because of the G-levels involved, tests were conducted to determine if either 
tool was harmfJl to wire bonds, die bonds, active and passive chips,' and 
hermetic seals. No degradation was noted. 
CONCLUS ~ Qt. 
PI~D testing has shown itself to be an effective means for controlling 
particle contamination in hybrids. It is sensitive to package orientation, 
cover heights, operator subjectivity, package type, and particle type, size, 
and mass. It is relatively insensitive to package cover material, 
package sealing method, substrate metallization, and chips and wire bonds 
inside the package. Particles can be removed from sealed packages throu9h a 
hole in the cover and this hole can then be resealed. A large percentage 
of loose particles which "hang up" inside hybrid packages can be freed by 
applying some type of mechanical impact shock to the package either before or 
during the PIND test. 
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Figure 5. Arbor press used or hole punching 
Figure 6. Typical packages which had holes punched in the 
covers and then had these holes resealed . 
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FACTORS AFFECTING LASER-TRIM STABILITY OF THICK FILM RESISTORS 
R. E. Cote', R. C. Headley 
E. I. du Pont de Nemours & Co., Inc. 
Photo Products Department, Electronics Materials Division, 
Niagara Falls, New York 
Various factors affecting precision of trim and resistor stab-
ility are considered. The influence of machine operating para-
meters (beam power, pulse frequency and trim speed) on resistor 
performan.ce are examined and quantified t:hrou\Jh statistically 
designed experiments for a Q-switched YAG laser system. Laser 
kerf quality is examined by scanning electron miC"roscopy and 
related to kerf isolation resistance measurements. A relative-' 
ly simple, production oriented, quality control test is pro-
posed for rapid determination of kerf electrical stability. In 
addition r the effect of cut design and extent of trim on pre-
cision and ~tability are discussed. 
MACHINE-RELATED PA~~lliTERS 
A consideration of factors that affect the precision of trim 
• 
and stability of laser trimmed thick film resistors should be-
gin w'ith an examination of some of the aspects of the laser 
system itself. Specifically, one should concern himself with 
those parameters which are generally adjusted when the equip-
ment is set-up and then assumed to remain constant through the 
laser trimming process. These include beam spot size and sharp-
ness of focus, average beam power, pulse tracking response and 
measurement bridge settling time. Some of these factors contri-
bute to the quality of the kerf. Others influence the measure-
ment system which can lead to false interpretation of data. 
Beam Pow'er 
Peak power density, not average power density, removes material. 
Hmvever, peak power density is difficult to measure and average 
power density is what one normally measures. One of the fact-
ors vlhich affects peak power density, in a most critical way, 
is spot size. When a laser is operated in TEMoo mode (that is, 
a single spot output from the laser) the distribution of the 
energy output is nearly Gaussian, as shown in Figure lAo The 
beam is then passed through a series of focusing lenses shown 
diagrammatically in Figure lB as a single lens. Laser energy 
in this mode does not focus to an infinitely small spot as does 
dispersive radiation. At the point of focus, the beam exhibits 
a minimum waist diameter determined by the lens'focal properties. 
The beam intensity is then sufficient to vaporize material and 
cut through the resistor. , 
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It is important to note that peak power varies inversely with 
the sauare of beam diameter. If a minimum power required to 
remov~ material is defined, we see in Figure lC that a laser 
operated in poor focus will direct energy of lower intensity 
into the walls of the laser kerf. This may cause dama~e due to 
thermal shock and may not remove material cleanly. In extreme 
cases, microcracks and fissures may be produced. 
The use of apertures can improve beam focus, particularly with 
multimode (donut or mUltispot beam) propagation, by taking a 
"prime cut II out of the energy distribution. Figure 2 shows this 
diagrammatically. The aperture blocks most of the divergent 
radiation of the laser energy output Ylhich would otherwise de-
grade the focus of the beam. 
Average beam power is an easily measured machine parameter. It 
is directly adjustable by panel control of pump lamp current 
and programmable with most modern computerized systems. When it 
is varied with other parameters fixed, a relationship between 
average beam power and post trim resistor stability may be 
observed for mos~ thick film resistor materials. Figure 3 shows 
this relationship in generalized form. An optimum level of re-
sistor stability, "ARo = 1, is obtained over a limited ra~ge of 
beam power. Extensive inspection of trimmed resistors has 
shown that below or above this limited range, kerf quality de-
teriorates in either of two principal ways. These are: in-
complete remov~l of material--(low power) or wider peripheral 
zones of disturbed material bordering the kerf (high power) . 
In the latter case, the extent of damage is often evidenced by 
microcracks extending into functional areas of the trimmed re-
sistor. Two other effects to be seen with high beam pOYler are 
wider kerfs and less well-defined kerf walls. 
Pulse Frequency 
Ideally, trimming should not result in further resistance 
change after completion of trim. Laser energy flow into resis-
tor material outside the trim path, or into the substrate should, 
therefore, be minimized to maintain high integrity of the 
trimmed configuration. That is, a maximum amount of laser en-
ergy should be absorbed in the process of resistor material 
vaporization. This requires pulsed energy of high peak power 
and pulses of short duration. These conditions are not inde-
pendent of pulse frequency, or Q-rate, and stability problems 
do occur where high pulse frequencies have been used to 
facilitate high trim speeds. Figure 4 provides a basis as to 
why this may happen. 
The relationship between peak power and pulse duration as the 
0-rate is varied was determined experimentally using photocell-
oscillographic techniques. Peak power is shown on a relative 
scale which corresponds to photocell output (volts). Pulse 
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duration corresponds to the time interval between the pulse 
half-power points. 
• 
Figure 4 shows a noticeable drop-off in peak power as Q-rate in-
creases. At the same time, pulse duration increases. The re-
sult is less pulse energy of sufficient magnitude to achieve 
rapid vaporization and more energy flowing into the resistor 
body and substrate. The consequences of very high Q-rates are 
visible as pronounced reflow along kerf walls accompanied by 
stress induced cracking in the reflowed areas. Inadequate kerf 
formation also occurs. This study is not complete in that the 
influence of input pump lamp power has been investigated only up 
to the level where TEMoo mode propagation predominates. 
Trim Speed and Bridge Tracking 
Any measurement system requires a finite time to achieve bal-
ance and measure r~sistors. During the trimming operation, re-
sistance values increase by discrete steps the magnitude and 
frequency of which are determined by the laser pulse conditions, 
cut mode, resistor size and extent of trim. The bridge tracks 
the resistance values between laser pulses. If the magnitude 
and frequency of resistance change does not allow the bridge 
enough time to reach balance, an accumulating error in measure-
ment will occur as trimming proceeds. The result is overshool. 
This is shown in Figure 5 where overshoot is shown to be equal 
to the measurement lag. 
The problem becomes more severe when high value resistors, (in 
excess of 1 megohm) are trimmed. Measurement lag and overshoot 
can exceed 1% and predictability can also be lost. In some very 
high resistance values, the resistor can be trimmed completely 
open unless sufficiently large cut-offs or adequate delays are 
programmed into the measurment or provisions are made at the 
probe ring to speed the measurement. To overcome this problem, 
it may also be necessary to slow the trimming speed. Tracking 
response effects can also be minimized by the use of multiple 
cuts where the final cut requires a maximum 2-3% change. Other 
factors that influence overshoot are temperature coefficient of 
resistance and intrinsic stability characteristics of the resis-
tor being trimmed. 
Bridge Settling Time 
In addition to the bridge tracking response, another factor which 
affects the accuracy of the ~easurements is bridge settling time. 
This factor is present whether or not the resistor is being 
trimmed. The time interval required to obtain a given measure-
ment accuracy increases as the magnitude of the resistance value 
becomes larger. A variety of measurements are available with 
modern laser systems \'lhich permit rapid, low precision measure-
ments, or slower, more precise measurements. These "modes II , as 
well as settling time, are usually programmable, and care should 
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be taken to select the best combination where accurate measure-
ments are required. In Figure 6, the influence of time on 
measurement accuracy is illustrated by the shaded areas. The 
figure is intended to provide an indication of the magnitudes 
involved, and the numbers should not be taken literally. 
Probe station 
A final point vlorth mentioning involves the probe station 
(Figure 7). Measurement probes are often fragile and subject 
to vibration and rapid wear. Probe pressure should be of con-
cern for a particular probe style. Long, cantilevered probes 
are prone to bounce, which can lead to erratic results if the 
pressure is too low or an adequate delay between probe actua-
tion and measurement time is not maintained. This is most 
serious in measurements of low resistance values where a signi-
ficant contribution can result from high contact resistance. 
Also, stability of the probe placement can be critical to ob-
taining reproducible results. All thick film resistors exhibit 
strain effects to a greater or lesser degree. In this respect, 
excessive, unstable probe pressure, uneven substrates, and poor 
or dirty nesting. can compromise the measured results. 
supporting Data 
An experiment was statisrically designed to study the relative 
effects of trim speed, ~ate and power on precision of trim 
and resistor stability. The experimental design took the form 
of a face centered cube illustrated by Figures 8-10. The test 
matrix included the eight corner points of the cube, the six 
face points, the center point repeated three separate times and 
four replicates of the corner points. The experimental design 
is shown in Table 1. The machine parameters were varied over 
the following ranges: average power, 0.5 to 1.5 watts; cutting 
speed, 2.5 to 50 mm/sec. (0.1 to 2.0 inches/sec.); Q-rate, 
1 KHz to 5 KHz. Fired films with sheet resistivities of 100 
ohms/square, 10K ohms/square and 1 M ohms/square were studied, 
with each result the average of data points from measurements 
of 40 resistors. All resistors were 1 mm2 (0.040" x 0.040") 
trimmed with a single plunge cut. The spread of resistance 
values, of the as-fired resistors was approximately ±15% around a 
mean value, and the latter was assumed to be 33% below a hypo-
thetical target value. Thus, on the average, trimming raised 
the value by a factor of 1.5 \vith some resistors being "t.L';'iiU"':'!'=!d 
up" by a factor of 2. 
All of the laser trimming and measurement was carried out with 
a Teradyne Model 1'1311, Q-switched, YAG laser system. Initial 
devidtion from target (precision of trim) and 24-hour and 100-
hour percentage resistance drift (referenced to the initial 
measurement) were measured. 
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The results of the experiment ar'" shown in Figures 8-10. It can 
be seen that speed of trim has the largest effect on both pre-
cision and drift. This was borne out by a regression analysis 
which showed speed to be the greatest single contributor but 
also showed some interdependency of the three variables. 
The experiment yielded "volumes" \vi thin the experimental cube 
where combinations of speed, frequency and power produce equi-
valent results within experimental error. It also indicates 
that different conditions may be required to achieve satisfac-
tory results with low ohm materials compared to high ohm resis-
tor compositions. 
Figure 10 presents data for the 1 megohm/square material. The 
first cube refers to precision of trim. It is apparent that the 
trim conditions at the left end, front edge of the cube--the 
lowest speed and frequency somewhat independent ot power--yield 
the smallest deviation from the target value. The high negative 
numbers a-t the left end, back edge of the cube indicate that the 
material was not trimmed cleanly. This is a case where the 
speed is too high for the frequency, resulting in a series of 
unconnected cuts. 
Analysis of the cube presenting drift data indicates that opti-
mum trim conditions lie within a diagonal volume running from 
the bottom left front corner to the top right back corner. The 
combination of best precision and lowest drift generally is 
achieved with the lowest speed at the lowest frequency and the 
lowest power. Drift values generally increase under conditions 
of high power/high speed/~ow frequency and low power/high speed/ 
high frequency. 
OTHER FACTORS AFFECTING PRECISION AND STABILITY 
An effort was made to correlate the data with some physical 
phenomena. Samples trimmed at the various conditions were 
cross-sectioned and examined using a scanning electron 
microscope. An interesting observation was made in a comparison 
of resistors trirnoed at the same average power, but at two dif-
ferent frequencies. Fig-ure 11' shows a cross section of a laser 
kerf cut at the hiqher frequency. 
Figure 12 shows the same material cut @ a Q-rate of 3 KHz. Pene-
tration of the substrate is obvious in the lower frequency cut. 
The resistors cut at the higher frequency--no penetration of the 
substrate--were less stable. 
Apparently a kerf must penetrate the substrate (>5~) to insure 
adequate isolation resistance, particularly at high resistivi-
ties. 
In some instances it was found that resistors trimmed with no 
penetration of the substrate became unstable when SUbjected to 
i59 
c 
te p 
R. E. cote' 
further elevated temperature hybrid processing. It was found 
that a quick, production-oriented test which can be run to deter-
mine the quality of the laser kerf consists of measuring the in-
sulation resistance (IR) of the kerf of a resistor which has 
been cut completely through. The resistor is then exposed to 
425°C for 10 minutes and the IR is remeasured. The IR of a 
stable resistor will remain unchanged; the IR of an unstable 
resistor will decrease by one to two orders of magnitude. 
The critical nature of kerf isolation with high resistivity 
films can be understood by thinking of the kerf as a parallel 
resistor distributed across the trimmed resistor. Consider a 
10 megohm resistor with a kerf (2.5 mm x 25~m) 100 mil long by 1 
mil wide. This kerf is equivalent to a .01 square resistor. A 
marginal+y clean kerf of this size could easily vary in resistance 
and over a range of 100 megohm to 10,000 megohm causing up to 
10% 6R of the 10 megohm resistor. The same variation would have 
virtually no effect on a 10 kilohm resistor. A general rule of 
thumb is that a trimmed resistor requires a total kerf resist--
ance not less than }03 times the trimmed value to maintain sta-
bility to 0.1%, all other factors being excluded. 
Types of Cuts 
The experiment described in the preceding section was carried 
out with one general type of resistor material. All resistors 
were trimmed with a single plunge cut which raised the mean 
value of the resistors by a factor of 1.5. It is possible to 
improve precision and stability by using mUltiple plunge cuts 
or L-cuts and limiting the extent of the cut. Figure 13 illus-
trates a single plunge cut of a square resistor. If the drift 
mechanism is defined as the propagation of microcracks from the 
end of the laser kerf \vhich interrupts the current flow path and 
causes an increase in resistance, the extent of propagation 
(6X) has a greater effect on resistance when the kerf penetrates 
to depth X3 than to Xl 
An attempt was made to correlate the drift observed in the ex-
periment described in the preceding section to the extent of 
cut. Within the cons~raints of the experiment (maximum 2X trim) r 
no correlation was seen. However, if the end of the cut is 
placed parallel to the current flow path (via an L-cut), then 
one woul~ expect that precision will be improved and drift re-
duced. This is indeed true and is shown by the histograms in 
Figure 14. 
Another \·my to improve precision and stability is the use of a 
dou~le plunge cut with a delay of a few hundred milliseconds 
between the first and second cut. A method of achieving this in 
production is to make first cuts in all resistors and then 
follow with the second cuts. 
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Figure 15 shows the extent of penetration required to achieve a 
given resistance change in a square resistor. It is interest-
ing to note that to raise resistance by a factor of two, a 67% 
penetration of its width is required. 
Resistor Intrinsic Properties 
u 
To limit the extent of cut, a resistor series which has consis-
tent, reproducible and predictable resistivity is desired. '1'he 
material should be blendable for both resistivity and TCR. J,ot-
to-lot reproducibility assures that the values will remain close 
to the design value and, therefore, that the extent of trim will 
be consistent from month to month. Achieving a small coeffi-
cient of variation within a fired lot is important to insure 
that the extent of trim does not vary widely. In our experi-
ments, the total spread of resistance values was ±15% around d 
mean. Had the spread been ±30% (a CV of 10%), some samples 
would have required the resistance to be raised 3X; i.e., the 
kerf would have to extend through 80% of the resistor width. 
Neglecting the effect this has on resistor power handling capa-
bility, trimming a resistor to this extent has very dramatic 
effects on both precision and stability. 
The influence of sheet resistivity upon trimmed resistor stabil-
ity is related to differences in fired print thickness. In 
general, low resistivity compositions rl::guire higher functional 
phase loading than do high resistivity materials. This results 
in thicker fired prints. During trimming, the vaporized mater-
ial is often sufficiently dense, at the point of trim, to 
attenuate the laser beam intensity and reduce cutting efficiency. 
(Staining of the kerf floor with condensed material is not un-
common. Although such staining appears to be innocuous, in 
most cas~s, it does prevent a reliable inspection of kerf 
quality hy visual methods.) The stability of a thick film re-
sistor cdn be improved by reducing its fired thickness. Of 
course, the increase in sheet resistivity must be accounted for 
in product design. 
RECOMMENDATIONS 
In summary here are a few key points to remember \vhen laser 
trimming r.esistors. 
1. The lowest speed consistent with productivity and precisioll 
should be selected. 
2. Care should be exercised in selecting the proper average 
beam power. 
3. Decreasing the Q-rate can be an effective way of increasing 
peak power ,,7hile maintaining a constant average power. This c~n 
be used tc advantage when trimming lower sheet resistivity mat-
erials. 
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4. The extent of trim should be limited to 2X the fired value. 
5. L-cuts or multiple plunge cuts increase the precision and 
reduce drift. 
6. The laser cut should be made with sufficent peak power to 
penetrate the substrate to a minimum of 5~m. 
7. An insulation resistance (IR) test with exposure to 425°C 
for 10 minutes can be used to assure the integrity of the kerf. 
8. Trim stability can be improved by reducing resistor film 
thickness. 
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RELEvANCE OF MICROELECTRONIC EDUCATION TO INDUSTRIAL NEEDS 
J. L. Prince and J. W. Lathrop 
Electrical and Computer Engineering Department 
Clemson University, Clemson, SC 29631 
Every electrical engineering curriculum in the country includes some 
microelectronics; consequently, every graduate knows something about how 
microelectronic devices are made and what they can do. However, the teaching 
of microelectronics varies widely from school to school in both quantity and 
quality. Some universities have elaborate monolithic facilities where student:, 
can design and build devices. Others have hybrid facilities where students are 
not involved in semiconductor processing, but can still experience the design 
process. Still others have no fabrication facilities at all and rely entirely 
on course work to communicate microt.'.lectronic concepts to the student. In 
addition, there are different philosophies on what is required of all students 
and what is elective. Some schools may teach oi"ly a few students a great deal 
about microelectronics, largely ignoring the rest, while others may teach all 
their students a fair amount, but offer no chance for greater specialization. 
By now, as we approach the 20th anniversary of the invention of the integrated 
circuit, most universities have formulated their policy towards microelectronico 
education. The initial facilities expansion of the late Sixties and early 
Seventies is over and both those on the bandwagon and those on the sidelines 
are attempting to evaluate the effectiveness of their programs. One, but only 
one, aspect of this evaluation involves how relevant microelectronic education 
is to industrial needs. The authors do not presume to have reached a specific 
conclusion concerning this, but they have isolated some points which can serve 
as the basis of further discussion. 
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Before the question of relevance to industrial needs can be discussed, 
it is necessary to decide on what the needs of industry are. Here we are, torn 
between what industry says they need and what they hire. Industry says they 
need clever, versatile people, well based in the fundamentals, who are problem 
solvers - in other words, g~neralists. Most educators tend to agree with this. 
On the other hand, the students who are hired the quickest and who get the best 
job offers are those who know how to do an I2L layout or who can interface a 
microprocessor - in other words, specialists. Most educators are skeptical of 
2 
such an approach because of the spector of obsolescence - today's I L was 
2 yesterday's T L. Because we really can't tell from industry what they want 
and what they don't want, we will sidestep the question in true academic fashion 
and tell them what they should want. This is shown in the Ideal EE Profile of 
Figure 1. 
The profile breaks down into four categories: facts and rules (the 
fundamentals), skills, personality, and deductive-inductive reasoning. 
Examples of specific items in each category are given to illustrate their 
meaning, but these items are by no means complete. In this profile we have 
attempted to indicate which items in ed~h category are strongly impacted (the 
educator might say reinforced) by microelectronics courses and laboratories. 
It can be noted that the major impact of microelectronics courses would 
appear to be in the "hard" categories of Facts and Rules, and Skills while the 
major impact of microelectronic laboratories is in the "soft" categories of 
Personality and Deductive-Inductive Reasoning. The "hard" categories are, of 
course, the easy ones to teach while the "soft" categories are difficult, if 
not impossible, to teach - they must be learned. Therefore we can conclude 
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that microelectronic courses provide the student with the specific type of 
knowledge which industry likes to hire, while microelectronic laboratories 
help the student become more of a problem solver, ,,,h1ch 1s the type of person 
industry says they want. Micr.oelectronics in general, therefore, can only 
serve to enhance the student in industry's eyes. 
The only controversial part of the argument is why there isn't an "L" by 
technology; i. e., why doesn't a laboratory course teach technology? The reason 
1 
is the rapidly changing nature of the technology. Gordon Moore has pointed oul 
that integrated circuits have doubled in complexity every year since their 
invention in 1959. This has been as a result of both improved technology 
(photolithography, diffusion, epitaxy, crystal growth, etc.) and greater design 
cleverness. The "new" technology can be discussed in courses, as can the "new" 
• 
device structures which result from design cleverness, but with very few exceptions 
"new" technology is impossible to practice in a university environment. 
Consequently, the major advantage of laboratory courses is not in familiarizing 
the student with current technology, but rather in introducing him to the trial 
and error operation of the real world and allowing him to experience the satis-
faction of seeing his design operate (sometimes). If average university laboratory 
technology (complexity) were correlated with Moore's curve, it would be found to 
correspond roughly to 1965. 
As a final footnote to this discussioll of the relevance of microelectronic 
education to industry needs, it should be pointed out that a microelectronics 
laboratory is not the only technique for enhancing the deductive-inductive 
reasoning ability of students. Almost any unstructured laboratory can be made 
to serve the same purpose. In fact, because of space, equipment, time, and 
supervision requirements serious questions as to the microelectronic laboratory's 
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cost effectiveness can be raised. The authors' conclusions, therefore, are 
that, despite what industry does or says, microelectronics courses are very 
relevant to their needs, but microelectronic laboratories are only relevant in 
a general sense. 
1 
G. E. Moore, "Progress in Digital Integrated Electronics," IEDM, Washington, 
DC, 1975 
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INNOVATIONS IN NITCROELECTRONICS ~~ SOLID STATE 
AT N. C. A&T STATE UNIVERSI1Y* 
by Leo Williams, Jr., Professor of Electrical Engineering 
Greensboro, North Carolina 27411 
ABSTRACT 
North Carolina Agricultural mid Technical State University at Greens-
boro, NC is a constitutent institution of the University of North Carolina. 
This paper describes funded research currently in progress in the following 
areas: 
1. Characterization and Applications of Metallic Oxide Devices suppor-
ted by National SciencE' Founuation Grant No. SER 76-06793, under the direction 
of Prof. Leo Williams, .Tr. and Dr. D.J. Filatvos, Mechanical Engineering Dept. 
2. Electronic Properties and Energy Conversion in Organic Amorphous 
Semiconductors, supported by National Science Foundation Grant No. SER 76-
07560, under the direction of Dr. G.J. Filatvos and Prof. Leo Williams, Jr. 
3. Material Growth and Characterization directed toward improving 
III-V Heterojunction Solar Cells, supported by the Rockwell International 
Science Center, NASA Grant No. NSG-1390, and National Science Foundation 
Grant No. NSF DMR 77-19210, under the direction of Dr. Winser Alexander and 
Dr. E.K. Stefanakos of the Electrical Engineering Department. The first two 
projects mentioned above involve vastly different kinds of semiconductor 
materials, viz. oxides and compounds of vanadium and copper in contrast to 
melanins which are amorphous organic polymers. However, both kinds exhibit 
similar semiconductor properties such as threshold switching and memory effect. 
The third project involves III-V compounds and alloys such as gallium arsenide, 
liquid phase epitaxy techniques to produce solar cells. 
*This paper was prepared for presentation at the Tennessee Valley Chapter 
of the International Society for Hybrid Microelectronics (ISHM) Conference 
on Microelectronics for the 1980's and for publication in the Conference 
Proceedings, September 20 & 21, 1977, Morris Auditorium-Marshall Space 
Flight Center, Huntsville, Alabama 35812 
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1. Characterization and Applications of Metallic Oxide Devices 
The Electrical Engineering Department of NC A&T State University has 
developed a Microelectronics Laboratory with the capability of processing and 
evaluating thl'ck film microelectronic components via NASA grants over the past 
seven years. l ,Z) Concurrently with this development, studies and experiments 
were conducted involving the characterization of metallic oxides, primarily of 
copper and vanadium, which could have possible applications as switching, sen-
sing and memory elements. (3,4,15) Effects of pressure, temperature, moisture, 
etc., on bulk resistivity of the oxides in powder, sintered, crystalline and 
in thick film forms were investigated. Static and dynamic volt-ampere tests 
as well as temperature-resistance tests were used in the characterization of 
these materials. More recently, thick film microelectronic fabrication tech-
niques have been employed in conjunction with the semiconductors based on the 
metallic oxide (MO) materials to realize oscillator and switching devices. (5) 
Resistance anomalies and conductivity transitions in oxides such as titanium 
and vanadium have been studied extensively in the past.ClO) In recent years, 
an increasing interst has been manifested in these as well as other transition 
oxides, and efforts are being made to gain greater insight into the possible 
causes and mechanisms involved in the insulator-resistor-semiconductor-metal 
transitions exhibited by them.l6,7,8,9) lVhile the analytical and theoretical 
studies continue in an effort to explain the switching phenomena in NO materials, 
the possibilities of utilizing these materils in useful electronic devices has 
also been in evidence. (11-14) In general, no single theory gives a complete 
picture of the switching phenomena although they are generally considered to be 
thermally, and/or electrically and magnetically induced. The following consid-
eration of recent research results on vanadium based compounds and materials 
which exhibit switching is not an exhaustive list of the materials processed 
and tested, but is representative of the work done in this area. 
Vanadium trichloride, nitride, oxysu1phate, trifluoride and tetrafluo-
r~de w~re inv~stigated for switching, in pure form and then each individually 
Wlth blllary mlXtures of VZ03• and VZ04 in various proportions of the oxides l20%, 50% '. '"':'"l' 70%). Pure samples were placed in combustion boats and heated 
at 300 deg["~';:t'; \' and at 450 degrees C for 30 minutes at each temperature. 
Samples of the various combinations CO.2gm each) were placed in plexiglas 
sample holders and compressed. The combinations were also mixed with both 
conductive and resistive organic vehicles to form samples in thick film form 
which were subsequently printed on alumina substrates and dried at lZO to 150 
degrees C. Dynamic volt-ampere characteristics and temperature vs resistance 
tests were made on the various samples. Results of these tests are shown in 
Figure 1 and Figure Z. 
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Pulse tests were used to determine sample switching times as well as 
the minimum transition energy, WI' required to initiate the high to low 
resistance transition. Since the energy supplied to a sample at any time 
after application of a pulse is given by equation (1), the actual product 
integration of the instantaneous applied voltage and current with respect 
to time was obtained from the osciEogram of these wave forms using a two 
channel oscilloscope and camera. 
(i) -
--
Minimum transition energy was obtained by integrating (1) from the time of 
pulse application to the time, e.g., t l , at which an abrupt j.TIcrease in 
current occurred (indicating the transition from a high to low resistance 
state). Thus, tl read directly from the oscillogram would be maximum turn-
on time corresponding to WI at a given ambient temperature. Minimum turn-
on times would correspond to the time required for the current to increase 
from its 10\'1 to high value. Transition energies of a few microjoules were 
observed, corresponding. to minimum turn-on times in the tens of microsecond 
range for some of the samples. Both high and low dynamic resistances for the 
various samples could be obtained from pulse tests. Static resistanc5 anoma-lies as measured by temperature-resistance tests were greater than 10 ohms 
(five decades) for some samples. 
Indications are that these materials could have applications as 
speed electronic switching, memory, sensing and oscillator devices. 
future research plans are to realize these materials in much smaller 
and in thin film form with the objective of reducing switching times 
nanosecond range. 
2. Research on Amorphous Semiconductors, Melanins 
high 
Our 
sizes 
to the 
Melanins are amorphous organic polymers which exhibit most of the prop-
erpies of amorphous semiconductors, such as photoconductivity, the ability to 
threshold switch, and a memory effect. It is believed that melanins act as 
degraders of biologically active quanta, as melanins are found is sites where 
some form of energy or charge transfer occurs, such as the skin, midbrain, re-
tina, and inner ear. Nature, through evolution, has apparently developed an 
extremely effective amorphous semiconductor, the study of which may lead to the 
development of a new class of polymer-based semiconductor devices. In addition, 
the melanins offer a unique experimental system for the development of a working 
concept of biological semiconductivity. 
In our work at NC A&T State University, we have studied the responses of 
various melanins to applied electric fields, under various conditions. Melanins 
in biologi~al systems does not usually occur in a free form, but is ~olymerized 
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into a structure, the melanosome, containing lipid and protein. We have 
used both synthetic and melanosome melanins. The advantage of synthetic 
melanins is the control of compositional variables, and the addition of 
controlled amounts of guest (dopant) molecules. 
The characteristics which qualify melanins as more sophi~ticated semi-
conductors is their ability to threshold switch, and to memory switch. 
Memory and threshold switches have the common characteristic of switching 
from a high to a low impedance state on application of a slowly increasing 
voltage to a threshold voltage Vt , or after a minimum duration p'l'se of 
sufficient voltage. The principal difference is that the threshold switch 
.requires a holding current to maintain the conductive state while the memory 
switch rentains conductive after removal of the electric field. In the case 
of melanins, we believe that threshold switching is another manifestation of 
memory state. 
The figure below summarizes some of our findings'? There is a "window" 
of conditions, with a definite thermal and electrical bias required to activ~tl' 
the memory state. In addition, there is a strong hydration dependance. Thi~ 
on state dependance has been observed in both synthetic and melanosome melanin, 
with the values of specific SHit ching parameters differing for various melanins. 
The critical temperature and applied field are used as they are the easiest 
external variables to control. The current and F,)wer are also obviously of 
interest, and are being studied. However, neither the hydration nor temperature: 
nor current nor applied field, nor power alone is sufficient to assure switch-
ing. One must specify the temperature, the hydration and either the applied 
field, current, or power. In addition, we suspect that there are additional 
controlling factors such as molecular size, size distribution, and composition, 
and these are presently under investigation. 
In summary, we believe that the study of melanins offers potential into 
both development of new technological materials, and increased understanding 
of in vivo ,emiconduction processes. 
. 
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3. Solar Cell Research in the Rocbvell Solid State Laboratory 
The development of the Rocbvell Solid State Electronics laboratory 
started about a year ago. At this time the materials growth and metalization 
areas are equipped with two complete liquid phase epitaxy (LPE) systems and 
an E-Beam evaporator. It is expected that a current controlled LPE apparatus 
will be operational by the end of September. A photolithography room is pre-
sently under preparation and expected to be completed by November 1977. Four 
Master of Science students and four full-time faculty members are presently 
engaged in research. 
The overa.ll obj ecti ve of the program is to achieve an ongoing capabili t f 
with facilites for material growth and characterization and dev·ice fabrication 
and testing emphasizing III-V compounds and alloys grown by liquid phase epitaxy 
and applied to solar cells and other electro-optic devices. 
The main objective of the NASA project is to fabricate and test high effi-
ciency solar cells consisting of GaAlAs, GalnAs and GaAs layers. Figure 4. shows 
a 2 micron epitaxial layer of n-type GaAs grown on p-type GaAs by liquid phase 
epitaxy (LPE). The layer was grown by cooling the Ga - As saturated melt at 
800 0 C for 30 minutes with a rate of 0.10 C/minute. Figure 5 shows the surface 
morphology of the GaAs epi-layer of Fi~Jre 1. The etch-piLs on the surface 
are probably a result of either thermal etching of the substrate during the 
time of melt saturation or strong chemical etching of the substrate during sub-
strate preparation. Figure 6 shows the first GaAlAs-GaAs heteroface solar cell 
fabricated in our laboratories. The power efficiency of the solar cell was about 
8% without antireflective coatings. 
TI1e main objective of the NSF project is to study the advantages of the 
so called "Current Controlled Liquid Phase Epitaxy" technique for the growth 
of III-V compound thin layers. When an electrical d-c current passes across 
the semiconductor melt interface during normal LPE, the interface is cooled as 
a result of the pel tier effect. This cooling can be used to grO\.; epitaxial 
layers at constant furnace temperature. Current controlled liquid IJhase epi-
taxy was used to grow InP on InP substrates. Figure 7 shows the dependence of 
layer thidmess on current density for a growth period of two hours at a furnace 
temperature of 650 C. The observed growth rates are at least one order of 
magnitude larger than the rates anticipated on the basis of the measured Peltier 
cooling at tl1e interface. Connection and electro transport of the solute (P) 
atoms are two possible mechanisms which may contribute to the large growth rates. 
Growth at constant furnace temperature, growth at temperatures l,9\ll.er than -
those used Hith normal LPE, and current modulation of impuritiesU6)are some of 
the potential advantages of current controlled LPE, 
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